WO2011016304A1 - 半導体素子用エピタキシャル基板、半導体素子用エピタキシャル基板の製造方法、および半導体素子 - Google Patents
半導体素子用エピタキシャル基板、半導体素子用エピタキシャル基板の製造方法、および半導体素子 Download PDFInfo
- Publication number
- WO2011016304A1 WO2011016304A1 PCT/JP2010/061148 JP2010061148W WO2011016304A1 WO 2011016304 A1 WO2011016304 A1 WO 2011016304A1 JP 2010061148 W JP2010061148 W JP 2010061148W WO 2011016304 A1 WO2011016304 A1 WO 2011016304A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- epitaxial substrate
- iii nitride
- group iii
- nitride layer
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 275
- 239000004065 semiconductor Substances 0.000 title claims description 47
- 238000000034 method Methods 0.000 title claims description 35
- 238000004519 manufacturing process Methods 0.000 title claims description 32
- 150000004767 nitrides Chemical class 0.000 claims abstract description 117
- 239000013078 crystal Substances 0.000 claims abstract description 39
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims abstract description 14
- 230000007547 defect Effects 0.000 claims abstract description 4
- 239000010410 layer Substances 0.000 claims description 406
- 239000002346 layers by function Substances 0.000 claims description 61
- 230000015572 biosynthetic process Effects 0.000 claims description 34
- 239000000203 mixture Substances 0.000 claims description 24
- 230000003746 surface roughness Effects 0.000 claims description 6
- 229910052738 indium Inorganic materials 0.000 claims description 4
- 238000010030 laminating Methods 0.000 claims description 4
- 230000000052 comparative effect Effects 0.000 description 43
- 239000007789 gas Substances 0.000 description 29
- 229910052710 silicon Inorganic materials 0.000 description 26
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 25
- 239000010703 silicon Substances 0.000 description 25
- 229910052594 sapphire Inorganic materials 0.000 description 22
- 239000010980 sapphire Substances 0.000 description 22
- 230000005587 bubbling Effects 0.000 description 15
- XCZXGTMEAKBVPV-UHFFFAOYSA-N trimethylgallium Chemical compound C[Ga](C)C XCZXGTMEAKBVPV-UHFFFAOYSA-N 0.000 description 14
- 238000011156 evaluation Methods 0.000 description 12
- 230000000694 effects Effects 0.000 description 8
- 230000004888 barrier function Effects 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 6
- IBEFSUTVZWZJEL-UHFFFAOYSA-N trimethylindium Chemical compound C[In](C)C IBEFSUTVZWZJEL-UHFFFAOYSA-N 0.000 description 6
- 229910002704 AlGaN Inorganic materials 0.000 description 5
- 238000004140 cleaning Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 239000000463 material Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 230000008034 disappearance Effects 0.000 description 3
- 229910052733 gallium Inorganic materials 0.000 description 3
- 230000001902 propagating effect Effects 0.000 description 3
- 239000002994 raw material Substances 0.000 description 3
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 2
- 125000004429 atom Chemical group 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 239000007791 liquid phase Substances 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000006911 nucleation Effects 0.000 description 2
- 238000010899 nucleation Methods 0.000 description 2
- 125000004430 oxygen atom Chemical group O* 0.000 description 2
- KSOCVFUBQIXVDC-FMQUCBEESA-N p-azophenyltrimethylammonium Chemical compound C1=CC([N+](C)(C)C)=CC=C1\N=N\C1=CC=C([N+](C)(C)C)C=C1 KSOCVFUBQIXVDC-FMQUCBEESA-N 0.000 description 2
- 230000010287 polarization Effects 0.000 description 2
- 230000002040 relaxant effect Effects 0.000 description 2
- 238000001004 secondary ion mass spectrometry Methods 0.000 description 2
- 238000012916 structural analysis Methods 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 1
- 229910003564 SiAlON Inorganic materials 0.000 description 1
- 238000003917 TEM image Methods 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004581 coalescence Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 125000004433 nitrogen atom Chemical group N* 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 230000002269 spontaneous effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
- JLTRXTDYQLMHGR-UHFFFAOYSA-N trimethylaluminium Chemical compound C[Al](C)C JLTRXTDYQLMHGR-UHFFFAOYSA-N 0.000 description 1
- 230000005533 two-dimensional electron gas Effects 0.000 description 1
- 238000001947 vapour-phase growth Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 229910052984 zinc sulfide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/183—Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03G—ELECTROGRAPHY; ELECTROPHOTOGRAPHY; MAGNETOGRAPHY
- G03G15/00—Apparatus for electrographic processes using a charge pattern
- G03G15/14—Apparatus for electrographic processes using a charge pattern for transferring a pattern to a second base
- G03G15/16—Apparatus for electrographic processes using a charge pattern for transferring a pattern to a second base of a toner pattern, e.g. a powder pattern, e.g. magnetic transfer
- G03G15/1605—Apparatus for electrographic processes using a charge pattern for transferring a pattern to a second base of a toner pattern, e.g. a powder pattern, e.g. magnetic transfer using at least one intermediate support
- G03G15/161—Apparatus for electrographic processes using a charge pattern for transferring a pattern to a second base of a toner pattern, e.g. a powder pattern, e.g. magnetic transfer using at least one intermediate support with means for handling the intermediate support, e.g. heating, cleaning, coating with a transfer agent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/0237—Materials
- H01L21/02373—Group 14 semiconducting materials
- H01L21/02381—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02455—Group 13/15 materials
- H01L21/02458—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
- H01L21/02496—Layer structure
- H01L21/02502—Layer structure consisting of two layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
Definitions
- the present invention relates to an epitaxial substrate for a semiconductor device, and more particularly to an epitaxial substrate configured using a group III nitride.
- Nitride semiconductors have a wide band gap of direct transition type, a high breakdown electric field, and a high saturation electron velocity. Therefore, semiconductors for light emitting devices such as LEDs and LDs, and high frequency / high power electronic devices such as HEMTs It is attracting attention as a material (see, for example, “Highly Reliable 250 W, GaN, High, Electron, Mobility, Transistor, Power, Amplifier”, Toshihide, Kikkawa, Jpn., J. Appl., Phys.
- Patent Document 1 JP-A-10-163528
- Patent Document 2 JP-A-2004-349387
- Patent Document 3 JP-A-2005-350321
- the (0001) crystal plane is substantially parallel to the substrate surface of the base substrate on the base substrate which is single crystal silicon of (111) orientation.
- an epitaxial substrate for a semiconductor device formed by forming a group III nitride layer group as described above includes a first group III nitride layer made of AlN formed on the base substrate, and the first group III nitride.
- the second group III nitride layer formed on the group nitride layer and made of In xx Al yy Ga zz N (xx + yy + zz 1, 0 ⁇ xx ⁇ 1, 0 ⁇ yy ⁇ 1, 0 ⁇ zz ⁇ 1)
- the interface between the first group III nitride layer and the second III-nitride layer is as a three-dimensional uneven surface.
- an amorphous interface layer is formed between the base substrate and the first group III nitride layer. I made it.
- an interface between the second group III nitride layer and the at least one third group III nitride layer was set to 4 nm or more and 12 nm or less.
- the average interval between the convex portions of the first group III nitride layer is 45 nm or more and 140 nm or less.
- the at least one third group III nitride layer includes a functional layer of a semiconductor element.
- the at least one third group III nitride layer has two or more types of group III nitrides having different compositions.
- the physical layer includes a superlattice structure layer periodically laminated directly on the second group III nitride layer.
- a group III nitride layer group whose (0001) crystal plane is substantially parallel to the substrate surface of the base substrate is formed on the base substrate which is single crystal silicon of (111) orientation.
- a method for manufacturing an epitaxial substrate for a semiconductor device comprising: a first forming step of forming a first group III nitride layer made of AlN on the base substrate; and a method for forming a first group III nitride layer on the second group III nitride layer.
- the interface layer is made of SiAl x O y N z .
- the second group III nitridation having a surface roughness of 4 nm to 12 nm. A physical layer was formed.
- a twentieth aspect of the present invention in the method for manufacturing an epitaxial substrate according to any one of the thirteenth to nineteenth aspects, two or more types of group III nitride layers having different compositions in the third forming step are added. And a step of periodically laminating directly on the group III nitride layer.
- an epitaxial substrate for a semiconductor element was produced using the epitaxial substrate manufacturing method according to any of the thirteenth to twentieth aspects.
- the semiconductor element includes an epitaxial substrate for a semiconductor element manufactured using the epitaxial substrate manufacturing method according to any of the thirteenth to twentieth aspects.
- the base substrate and the second group III nitride layer are provided. Lattice misfit is reduced. Further, by disposing the interface between the first group III nitride layer and the second group III nitride layer as a three-dimensional uneven surface, dislocations generated in the first group III nitride layer are bent at the interface. As a result, coalescence disappears in the second group III nitride layer.
- an epitaxial substrate with a Group III nitride functional layer having the same quality and characteristics as when using a sapphire substrate or SiC substrate is realized. can do.
- a semiconductor element such as HEMT can be provided at a lower cost than when a sapphire substrate or a SiC substrate is used.
- FIG. 1 is a diagram showing a schematic cross section schematically showing a configuration of an epitaxial substrate 10 according to an embodiment of the present invention and a TEM observation image of the epitaxial substrate 10 in contrast.
- FIG. 1 is a diagram showing a HAADF (high angle scattered electron) image of an epitaxial substrate 10.
- FIG. 2 is a diagram schematically showing dislocation disappearance in an epitaxial substrate 10.
- FIG. It is a figure which shows AlN layer formation conditions about the epitaxial substrate which concerns on Example 1, Example 2, and the comparative example 1, and various evaluation results. It is a figure which shows the formation result of the intermediate
- FIG. 1 is a diagram showing a schematic cross section schematically showing a configuration of an epitaxial substrate 10 according to an embodiment of the present invention and an observation image of the epitaxial substrate 10 by a TEM (transmission electron microscope).
- the epitaxial substrate 10 mainly includes a base substrate 1, an initial layer 3, an intermediate layer 4, and a functional layer 5. Further, as shown in FIG. 1, the epitaxial substrate 10 has an aspect in which an interface layer 2 is provided between the base substrate 1 and the initial layer 3, and an aspect in which a superlattice structure layer 6 is provided between the intermediate layer 4 and the functional layer 5. It may be. The interface layer 2 and the superlattice structure layer 6 will be described later.
- the base substrate 1 is a (111) plane single crystal silicon wafer. Although there is no special restriction
- the initial layer 3, the intermediate layer 4, the functional layer 5, and the superlattice structure layer 6 are each composed of a wurtzite group III nitride with a (0001) crystal plane substantially parallel to the substrate surface of the base substrate 1. It is a layer formed by an epitaxial growth technique so that These layers are preferably formed by metal organic chemical vapor deposition (MOCVD).
- MOCVD metal organic chemical vapor deposition
- the initial layer 3 is a layer made of AlN (first group III nitride layer). As can be seen from the TEM image of FIG. 1, the initial layer 3 is composed of a large number of fine columnar crystals and the like (columnar crystals, granular crystals, columnar shapes) grown in a direction substantially perpendicular to the substrate surface of the base substrate 1 (film formation direction). It is a layer composed of at least one of domains or granular domains. In other words, the initial layer 3 is uniaxially oriented in the stacking direction of the epitaxial substrate 10, but contains a large number of crystal grain boundaries or dislocations along the stacking direction and has a poor crystallinity. Is a layer. In the present embodiment, for convenience, the term “crystal grain boundary” including domain grain boundaries or dislocations may be used. The distance between crystal grain boundaries in the initial layer 3 is about several tens of nm at most.
- the initial layer 3 having such a configuration has an X-ray rocking curve half-value width of 0.5 degrees or more and 1.1 degrees on the (0002) plane, which is an indication of the magnitude of the mosaic property with respect to the c-axis tilt component or some degree of screw dislocation.
- the X-ray rocking curve half-value width of the (10-10) plane is 0, which is as follows, and is a measure of the mosaicity of the rotation component of the crystal with the c-axis as the rotation axis or some degree of edge dislocation. It is formed to be 8 degrees or more and 1.1 degrees or less.
- This is a layer made of group III nitride (second group III nitride layer).
- the functional layer 5 is at least one layer formed of group III nitride, and has a predetermined function when a semiconductor element is formed by further forming a predetermined semiconductor layer, an electrode, or the like on the epitaxial substrate 10. It is a layer which expresses. Therefore, the functional layer 5 is formed of one or more layers having a composition and thickness corresponding to the function.
- the interface I1 (the surface of the initial layer 3) between the initial layer 3 and the intermediate layer 4 is a three-dimensional uneven surface reflecting the external shape such as columnar crystals constituting the initial layer 3. It is clearly confirmed in the HAADF (high angle scattered electron) image of the epitaxial substrate 10 illustrated in FIG. 2 that the interface I1 has such a shape.
- the HAADF image is a mapping image of the integrated intensity of electrons inelastically scattered at a high angle, obtained by a scanning transmission electron microscope (STEM). In the HAADF image, the image intensity is proportional to the square of the atomic number, and the portion where an atom with a large atomic number is present is observed brighter (whiter).
- the initial layer 3 is made of AlN, while the intermediate layer 4 has at least Ga and a composition different from that of AlN, as indicated by the above composition formula, and further contains In. Is a layer that can also contain. Since Ga and In have larger atomic numbers than Al, in FIG. 2, the intermediate layer 4 is observed to be relatively bright and the initial layer 3 is observed to be relatively dark. Thereby, it can be easily recognized from FIG. 2 that the interface I1 between them is a three-dimensional uneven surface.
- the protrusions 3a of the initial layer 3 are shown to be positioned at approximately equal intervals, but this is merely for convenience of illustration, and actually the protrusions are not necessarily evenly spaced. 3a is not located.
- the initial layer 3 is formed so that the density of the protrusions 3a is 5 ⁇ 10 9 / cm 2 or more and 5 ⁇ 10 10 / cm 2 or less, and the average interval of the protrusions 3a is 45 nm or more and 140 nm or less. The When these ranges are satisfied, it is possible to form the functional layer 5 having particularly excellent crystal quality.
- the convex portion 3a of the initial layer 3 indicates a substantially vertex position of a convex portion on the surface (interface I1).
- the side wall of the convex portion 3a is formed by the (10-11) plane or the (10-12) plane of AlN. .
- the average film thickness is 40 nm or more and 200 nm or less.
- the average film thickness is smaller than 40 nm, it is difficult to realize a state in which AlN covers the substrate surface while forming the convex portions 3a as described above.
- the average film thickness is to be made larger than 200 nm, it becomes difficult to form the convex portions 3a as described above because the AlN surface begins to flatten.
- the formation of the initial layer 3 is realized under predetermined epitaxial growth conditions, but forming the initial layer 3 with AlN does not include Ga that forms a liquid phase compound with silicon, and Since the lateral growth is relatively difficult to proceed, it is preferable in that the interface I1 is easily formed as a three-dimensional uneven surface.
- the interface I1 between the initial layer 3 and the intermediate layer 4 is formed as a three-dimensional uneven surface, most of the dislocations d generated in the initial layer 3 are from the initial layer 3 to the intermediate layer as shown in FIG. When propagating to 4 (penetrating), it is bent at the interface I1. More specifically, the dislocation d (d0) propagating through the portion substantially parallel to the base substrate 1 in the interface I1 can reach the upper part of the intermediate layer 4, but is inclined with respect to the base substrate 1 in the interface I1. The dislocations d (d1) propagating through the locations where they are being merged disappear in the intermediate layer 4. As a result, among the dislocations starting from the initial layer 3, only a few dislocations penetrate the intermediate layer 4.
- the epitaxial substrate 10 may be provided with the interface layer 2 between the base substrate 1 and the initial layer 3.
- the interface layer 2 has a thickness of about several nm and is preferably made of amorphous SiAl x O y N z .
- the epitaxial substrate 10 may have a mode in which the superlattice structure layer 6 is provided between the intermediate layer 4 and the functional layer 5.
- the superlattice structure layer 6 includes, on the intermediate layer 4, a first unit layer 6 a and a second unit layer 6 b that are two types of group III nitride layers having different compositions. It is formed by repeatedly laminating alternately.
- a set of one first unit layer 6a and one second unit layer 6b is also referred to as a pair layer.
- the superlattice structure layer 6 is not an essential component in the epitaxial substrate 10, the provision of the superlattice structure layer 6 increases the total film thickness of the group III nitride layer group in the epitaxial substrate 10. The effect that the withstand voltage in a semiconductor element improves is acquired. Even if the superlattice structure layer 6 is interposed between the intermediate layer 4 and the functional layer 5, the crystal quality of the functional layer 5 is sufficiently good (superlattice) if the formation conditions are set appropriately. To the same extent as when the structural layer 6 is not provided).
- the superlattice structure layer 6 is formed by forming the first unit layer 6a with GaN to a thickness of about several tens of nm and the second unit layer 6b with AlN. It is a preferable example that the thickness is about several nm.
- FIG. 1 illustrates the case where the pair layer is repeatedly formed 15 times.
- the epitaxial substrate 10 having the above configuration, characteristics similar to those of a semiconductor element (for example, a Schottky diode or HEMT element) in which a group III nitride layer group is formed on a sapphire substrate or SiC substrate are obtained.
- a semiconductor element for example, a Schottky diode or HEMT element
- a group III nitride layer group is formed on a sapphire substrate or SiC substrate.
- a (111) plane single crystal silicon wafer is prepared as the base substrate 1, and the natural oxide film is removed by dilute hydrofluoric acid cleaning. After that, SPM cleaning is performed, and an oxide film having a thickness of about several mm is formed on the wafer surface. Is formed. This is set in the reactor of the MOCVD apparatus.
- the AlN layer which is the initial layer 3 has a three-dimensional uneven surface shape. It was confirmed that it was deposited in the mode. Moreover, as shown in FIG. 4, the density of the convex portions 3a is in the range of 5 ⁇ 10 9 / cm 2 or more and 5 ⁇ 10 10 / cm 2 or less, and the average interval of the convex portions 3a is 45 nm or more and 140 nm or less. Was confirmed. When the half width of the X-ray rocking curve of the AlN layer was measured, a value of 0.8 degrees (2870 sec) or more was obtained for both the (0002) plane and the (10-10) plane.
- the average value of the entire layer was about 1 ⁇ 10 11 / cm 2 (the screw dislocation was about 1 ⁇ 10 10 / cm 2 ).
- the screw dislocation was about 1 ⁇ 10 10 / cm 2 (the screw dislocation was about 2 ⁇ 10 9 / cm 2 ). That is, it was confirmed that many dislocations were coalesced and disappeared during the growth process of the AlGaN film.
- the dislocation density of the obtained GaN layer of the epitaxial substrate 10 was measured. As shown in FIG. 4, the dislocation density is at most 5.7 ⁇ 10 9 / cm 2 (the density of screw dislocations in that case is 1.8 ⁇ 10 9 / cm 2 ). It was confirmed that the layer had fewer dislocations than the Al 0.3 Ga 0.7 N layer. Further, when the half width of the X-ray rocking curve of the GaN layer was measured, a value of 985 sec or less was obtained for both the (0002) plane and the (10-10) plane.
- Example 2 Four types of epitaxial substrates 10 (sa-5 to a-8) were produced under the same conditions and procedures as in Example 1 except that the interface layer 2 was provided. Also for Example 2, FIG. 4 shows AlN layer formation conditions and various evaluation results for the epitaxial substrate 10.
- NH 3 gas is introduced into the reactor, and the substrate surface is exposed to the NH 3 gas atmosphere for 1 minute.
- the NH 3 gas supply was temporarily stopped, and instead, TMA bubbling gas was introduced into the reactor and exposed to the TMA bubbling gas atmosphere for 1 minute.
- NH 3 gas was again introduced into the reactor, and thereafter, the initial layer 3, the intermediate layer 4, and the functional layer 5 were formed in the same manner as in Example 1.
- amorphous interface layer 2 made of SiAl x O y N z (also simply referred to as SiAlON) is formed on the interface with a film thickness of about 3 nm, and the AlN layer as the initial layer 3 is tertiary on the interface layer 2 It is deposited in a form having an original surface uneven shape, N and O are diffused and dissolved in the silicon wafer, and Si and O are diffused and dissolved in the AlN layer. confirmed.
- the average value of the entire layer was about 1 ⁇ 10 11 / cm 2 (the screw dislocation was about 1 ⁇ 10 10 / cm 2 ).
- the screw dislocation was about 1 ⁇ 10 10 / cm 2 (the screw dislocation was about 2 ⁇ 10 9 / cm 2 ). That is, also in Example 2, it was confirmed that many dislocations were coalesced and disappeared during the growth process of the AlGaN film.
- Example 2 (Contrast between Example 1 and Example 2)
- the convex portions are the same as in Example 1, but the X-ray rocking curve half-value width of the (0002) plane of the AlN layer is smaller than that in Example 1.
- the GaN layer not only the half-width of the X-ray rocking curve of the (0002) plane but also the dislocation density is smaller than that of Example 1.
- Example 3 Example 4, and Comparative Example 2
- Example 3 As Example 3, except that the average film thickness of the Al 0.3 Ga 0.7 N layer, which is an intermediate layer, was variously changed within a range of 40 nm or more, five types of epitaxial substrates 10 (sample names) were obtained in the same procedure as Example 1. a-9 to a-13) were prepared. Note that a-10 is the same as a-2 in the first embodiment.
- Example 4 five types of epitaxial substrates 10 (sa-14 to a-18) were prepared in the same procedure as in Example 3 except that the interface layer 2 was provided. Note that a-15 is the same as a-6 in Example 2.
- Comparative Example 2 three kinds of epitaxial substrates (three types of epitaxial substrates) were obtained in the same procedure as Example 1 except that the average film thickness of the Al 0.3 Ga 0.7 N layer as the intermediate layer was variously changed within a range of less than 40 nm. Sample names b-5 to b-7) were prepared.
- FIG. 5 shows the formed film thickness of the intermediate layer 4 and the evaluation results for the GaN layer as the functional layer 5 for the epitaxial substrates according to Example 3, Example 4, and Comparative Example 2.
- Example 3 When the result of Example 3 shown in FIG. 5 is compared with the result of Comparative Example 2, it is found that setting the film thickness of the intermediate layer 4 to 40 nm or more is effective in improving the crystal quality of the functional layer 5. It is confirmed. Further, when Example 3 and Example 4 are compared, the sample of Example 4 having the interface layer 2 is more X-ray rocking of the (0002) plane, as in the relationship between Example 1 and Example 2. The curve half width and dislocation density are small. This result indicates that the same effect as in Example 2 is obtained by providing the interface layer 2.
- Example 5 As Example 5, four types of epitaxial substrates 10 (sa-19 to a-22) were produced in the same procedure as in Example 1 except that the composition of the intermediate layer 4 was variously changed. Note that a-20 is the same as a-2 in the first embodiment.
- Example 6 four types of epitaxial substrates 10 (sa-23 to a-26) were produced in the same procedure as in Example 5 except that the interface layer 2 was provided. Note that a-24 is the same as a-6 in the second embodiment.
- FIG. 6 shows the composition of the intermediate layer and the evaluation results for the GaN layer as the functional layer for the epitaxial substrate 10 according to Example 5 and Example 6.
- Example 5 and Example 6 shown in FIG. 6 indicate that the effect of improving the crystal quality of the functional layer 5 in the epitaxial substrate 10 can be obtained regardless of the composition of the intermediate layer 4. Even when Example 5 and Example 6 are compared, the sample of Example 6 including the interface layer 2 has a smaller (0002) plane X-ray rocking curve half-width and dislocation density. From the result, the effect of providing the interface layer 2 is confirmed.
- a C-plane single crystal sapphire wafer (hereinafter, sapphire wafer) was prepared as a base substrate.
- the prepared sapphire wafer was set in the reactor of the MOCVD apparatus.
- the inside of the reactor was set to a hydrogen / nitrogen mixed atmosphere, and the substrate temperature was heated to 1200 ° C., which is a thermal cleaning temperature.
- NH 3 gas and TMG bubbling gas were introduced into the reactor, and a GaN layer having a thickness of about 30 nm was formed as a so-called low-temperature GaN buffer layer.
- the substrate temperature was set to 1050 ° C.
- the reactor internal pressure was set to 30 kPa
- TMG and NH 3 were reacted to form a GaN layer corresponding to the functional layer 5 with a thickness of 1 ⁇ m.
- an epitaxial substrate was obtained. No cracks were confirmed on the epitaxial substrate.
- the dislocation density of the obtained GaN layer of the epitaxial substrate 10 was measured.
- the dislocation density was 2.5 ⁇ 10 9 / cm 2 (the density of screw dislocations was 2 ⁇ 10 8 / cm 2 ).
- Example 7 to 10 and Comparative Example 4 As Examples 7 to 10, Schottky diodes were manufactured as semiconductor elements using the epitaxial substrate 10. As Comparative Example 4, a Schottky diode using an epitaxial substrate having a sapphire wafer as a base substrate was prepared. FIG. 7 shows the layer configuration and various evaluation results for the epitaxial substrates according to Examples 7 to 10 and Comparative Example 4.
- Example 7 the epitaxial substrate 10 formed under the same conditions and procedure as the sample a-2 of Example 1 was prepared.
- Example 8 as the epitaxial substrate 10 provided with the interface layer 2, an epitaxial substrate 10 formed under the same conditions and procedure as the sample a-6 of Example 2 was prepared.
- Example 9 an epitaxial substrate 10 having a superlattice structure layer 6 was prepared. Specifically, after the Al 0.3 Ga 0.7 N layer is formed in the same manner as the sample a-2 of Example 1, the first unit layer 6a is subsequently made a GaN layer, and the second unit layer 6b is made AlN.
- the superlattice structure layer 6 was formed by forming 40 pairs of layers as layers. At that time, the target film thickness of the AlN layer was 5 nm, and the target film thickness of GaN was 20 nm. The thickness of the obtained pair layer was 1 ⁇ m. Then, a GaN layer as the functional layer 5 was formed to a thickness of 1.5 ⁇ m on the obtained pair layer. The total film thickness of each of the layers formed on the silicon wafer was about 2.65 ⁇ m.
- Example 10 an epitaxial substrate 10 including both the interface layer 2 and the superlattice structure layer 6 was prepared. Specifically, after the formation of the Al 0.3 Ga 0.7 N layer was performed in the same manner as the sample a-6 of Example 2, subsequently, as in Example 9, the superlattice structure layer 6 and the functional layer 5 were formed. The GaN layer was formed. The total film thickness of each of the layers formed on the silicon wafer was about 2.65 ⁇ m.
- Comparative Example 4 an epitaxial substrate was prepared, which was formed under the same conditions and procedures as in Comparative Example 3, using a sapphire wafer as a base substrate.
- the dislocation density was measured for the obtained GaN layer of each epitaxial substrate. As shown in FIG. 7, the dislocation density for each example is the same as the dislocation density for Comparative Example 4 in the order of 5 ⁇ 10 9 / cm 2, which is about the same as that of sample a-2. there were. In any of the examples, as in Example 1, it has been confirmed that the GaN layer has fewer dislocations than the Al 0.3 Ga 0.7 N layer.
- a Pt electrode is formed as an anode electrode on the GaN layer by a photolithography process and Ti / Al is used as a cathode electrode.
- An ohmic electrode was formed, and a concentric Schottky diode with an electrode interval of 10 ⁇ m was obtained.
- the leakage current at the applied voltage of 100 V and the diode element are destroyed as the reverse current-voltage characteristics with the silicon wafer and the cathode electrode both grounded.
- the withstand voltage which is a voltage, was evaluated.
- the reverse current-voltage characteristics of the shot diode according to Comparative Example 4 were evaluated with the cathode electrode installed.
- the leakage current is reduced as compared with the comparative example 4.
- a Schottky diode is manufactured using an epitaxial substrate having a silicon wafer as a base substrate, an interfacial layer is provided between the base substrate and the initial layer, and the sapphire wafer is used. It is indicated that a Schottky diode having a withstand voltage comparable to that of the above and having a reduced leakage current can be realized.
- Example 11 to 14 and Comparative Example 5 As Examples 11 to 14, an epitaxial substrate 10 for a HEMT device was produced. Moreover, as Comparative Example 5, an epitaxial substrate for a HEMT device using a sapphire wafer as a base substrate was produced. FIG. 8 shows the layer configuration and various evaluation results for the epitaxial substrates according to Examples 11 to 14 and Comparative Example 5.
- Example 11 after the formation of the GaN layer to be the functional layer 5 (channel layer 5a) under the same conditions and procedure as the sample a-2 in Example 1, the substrate temperature was subsequently set to 1050 ° C.
- the reactor internal pressure was set to 10 kPa, TMA, TMG, and NH 3 were introduced into the reactor to form an Al 0.2 Ga 0.8 N layer as the functional layer 5 (barrier layer 5c) with a thickness of 25 nm.
- Example 12 an epitaxial substrate provided with the interface layer 2 was prepared. Specifically, after performing the formation of the GaN layer to be the functional layer 5 (channel layer 5a) under the same conditions and procedure as the sample a-6 of Example 2, then, as in Example 11, An Al 0.2 Ga 0.8 N layer was formed.
- Example 13 an epitaxial substrate provided with the superlattice structure layer 6 was prepared. Specifically, after the formation of the GaN layer to be the functional layer 5 (channel layer 5a) in the same procedure as in Example 9, the functional layer 5 (barrier layer 5c) is formed as in Example 11. An Al 0.2 Ga 0.8 N layer was formed.
- Example 14 an epitaxial substrate 10 including both the interface layer 2 and the superlattice structure layer 6 was prepared. Specifically, after the Al 0.3 Ga 0.7 N layer was formed in the same manner as the sample a-6 in Example 2, the superlattice structure layer 6 and the functional layer 5 ( A GaN layer to be a channel layer 5a) was formed, and an Al 0.2 Ga 0.8 N layer as a functional layer 5 (barrier layer 5c) was formed as in Example 11.
- Comparative Example 5 a sapphire wafer was prepared as a base substrate, and the process up to the formation of the GaN layer corresponding to the functional layer 5 (channel layer 5a) was performed under the same conditions and procedures as in Comparative Example 3. In the same manner as in Example 11, an Al 0.2 Ga 0.8 N layer as the functional layer 5 (barrier layer 5c) was formed to obtain an epitaxial substrate for a HEMT device.
- Electron mobility and two-dimensional electron density were measured for the AlGaN / GaN laminated structures of the epitaxial substrates according to Examples 11 to 14 and Comparative Example 5 manufactured by the above procedure.
- Example 11 and Example 13 As shown in FIG. 8, except that the electron mobility of Example 11 and Example 13 was obtained as a value smaller than the electron mobility of Comparative Example 5, it was almost between each Example and Comparative Example. There was no difference. In addition, the difference in electron mobility between Example 11 and Example 13 and Comparative Example 5 remains at most about several percent. The above results show that even when a silicon wafer is used, it is possible to create a HEMT device having characteristics similar to those when a sapphire wafer is used.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Inorganic Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
- Junction Field-Effect Transistors (AREA)
- Electrodes Of Semiconductors (AREA)
- Recrystallisation Techniques (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
Description
図1は、本発明の実施の形態に係るエピタキシャル基板10の構成を概略的に示す模式断面と、エピタキシャル基板10のTEM(透過型電子顕微鏡)による観察像とを対比的に示す図である。
初期層3と中間層4との界面I1(初期層3の表面)は、初期層3を構成する柱状結晶等の外形形状を反映した三次元的凹凸面となっている。界面I1がこのような形状を有することは、図2に例示する、エピタキシャル基板10のHAADF(高角散乱電子)像において、明瞭に確認される。なお、HAADF像とは、走査透過電子顕微鏡(STEM)によって得られる、高角度に非弾性散乱された電子の積分強度のマッピング像である。HAADF像においては、像強度は原子番号の二乗に比例し、原子番号が大きい原子が存在する箇所ほど明るく(白く)観察される。
上述のように、エピタキシャル基板10は、下地基板1と初期層3の間に界面層2を備える態様であってもよい。界面層2は、数nm程度の厚みを有し、アモルファスのSiAlxOyNzからなるのが好適な一例である。
上述のように、エピタキシャル基板10は、中間層4と機能層5の間に超格子構造層6を備える態様であってもよい。図1に示す例であれば、超格子構造層6は、中間層4の上に、相異なる組成の2種類のIII族窒化物層である第1単位層6aと第2単位層6bとを繰り返し交互に積層することにより形成されてなる。ここで、1つの第1単位層6aと1つの第2単位層6bとの組をペア層とも称する。
図1においては、エピタキシャル基板10がHEMT素子の基板として用いられる場合を想定して、機能層5として、高抵抗のGaNからなるチャネル層5aと、AlNからなるスペーサ層5bと、AlGaNやInAlNなどからなる障壁層5cとが形成される場合を例示している。チャネル層5aは数μm程度の厚みに形成されるのが好適である。スペーサ層5bは1nm程度の厚みに形成されるのが好適である。ただし、HEMT素子を構成するにあたってスペーサ層5bは必須の構成要素ではない。障壁層5cは、数十nm程度の厚みに形成されるのが好適である。係る層構成を有することにより、チャネル層5aの障壁層5c(あるいはスペーサ層5b)とのヘテロ接合界面近傍には、自発分極効果やピエゾ分極効果などによって二次元電子ガス領域が形成される。
次に、MOCVD法を用いる場合を例として、エピタキシャル基板10を製造する方法について概説する。
本実施例では、初期層3の形成条件を違えた4種のエピタキシャル基板10(試料名a-1~a-4)を作製した。ただし、界面層2および超格子構造層6の形成は省略した。図4に、実施例1に係るエピタキシャル基板10について、AlN層(初期層)形成条件および種々の評価結果を示している。
初期層3の形成条件を、20nm/min以上という成膜速度と200nm以下という目標膜厚との少なくとも一方をみたさないように定めた他は、実施例1と同様の条件での4種のエピタキシャル基板(試料名b-1~b-4)を作製した。比較例1についても、図4に、係るエピタキシャル基板10について、AlN層形成条件および種々の評価結果を示している。
図4に示すように、実施例1では全ての試料において初期層3が三次元的凹凸を有するように形成されているのに対して、比較例1において初期層が三次元的凹凸を有するように形成されたのはb-2の試料のみである。特に、b-4の試料については、(0002)面の半値幅が極めて小さく、モザイク度が小さくなっていた。また、b-2についても、実施例1に比べると十分な三次元的凹凸は得られなかった。
界面層2を設けるようにした他は、実施例1と同様の条件および手順で4種のエピタキシャル基板10(試料名a-5~a-8)を作製した。実施例2についても、図4に、係るエピタキシャル基板10について、AlN層形成条件および種々の評価結果を示している。
界面層2を設けた実施例2においては、凸部の様子は実施例1と同じであるものの、AlN層の(0002)面のX線ロッキングカーブ半値幅が実施例1よりも小さくなっている。また、GaN層についてみると、(0002)面のX線ロッキングカーブ半値幅のみならず、転位密度についても実施例1より小さくなっている。
実施例3として、中間層であるAl0.3Ga0.7N層の平均膜厚を40nm以上の範囲で種々に違えた他は、実施例1と同様の手順で、5種のエピタキシャル基板10(試料名a-9~a-13)を作製した。なお、a-10は実施例1のa-2と同一である。
実施例5として、中間層4の組成を種々に違えた他は実施例1と同様の手順で、4種のエピタキシャル基板10(試料名a-19~a-22)を作製した。なお、a-20は実施例1のa-2と同一である。
本比較例では、下地基板としてサファイア基板を用いたエピタキシャル基板を作製した。
図4ないし図6に示した、実施例1ないし実施例6に係るエピタキシャル基板10における機能層の全転位密度を、比較例3に係るエピタキシャル基板の全転位密度と比較すると、実施例1ないし実施例6の方が値は大きいが、オーダーとしては同じである。特に、界面層2を備える実施例2、実施例4、および実施例6に係るエピタキシャル基板10においては、比較例3との差が最大でも2割程度と非常に小さくなっている。また、らせん転位密度についても、実施例1ないし実施例6に係るエピタキシャル基板10の値は比較例3に係るエピタキシャル基板の値のせいぜい数倍程度に収まっている。
実施例7ないし実施例10として、エピタキシャル基板10を用いた半導体素子として、ショットキーダイオードを作製した。また、比較例4として、サファイアウェハーを下地基板とするエピタキシャル基板を用いたショットキーダイオードの作成を行った。図7に、実施例7ないし実施例10、および比較例4に係るエピタキシャル基板について、層構成および種々の評価結果を示している。
実施例11ないし実施例14として、HEMT素子用のエピタキシャル基板10を作製した。また、比較例5として、サファイアウェハーを下地基板とする、HEMT素子用のエピタキシャル基板を作製した。図8に、実施例11ないし実施例14、および比較例5に係るエピタキシャル基板について、層構成および種々の評価結果を示している。
Claims (22)
- (111)方位の単結晶シリコンである下地基板の上に、前記下地基板の基板面に対し(0001)結晶面が略平行となるようにIII族窒化物層群を形成してなる、半導体素子用のエピタキシャル基板であって、
前記下地基板の上に形成された、AlNからなる第1のIII族窒化物層と、
前記第1のIII族窒化物層の上に形成され、InxxAlyyGazzN(xx+yy+zz=1、0≦xx<1、0≦yy<1、0<zz≦1)からなる第2のIII族窒化物層と、
前記第2のIII族窒化物層の上にエピタキシャル形成された少なくとも1つの第3のIII族窒化物層と、
を備え、
前記第1のIII族窒化物層が、柱状あるいは粒状の結晶もしくはドメインの少なくとも一種から構成される多結晶欠陥含有性層であり、
前記第1のIII族窒化物層と前記第2のIII族窒化物層との界面が3次元的凹凸面である、
ことを特徴とする半導体素子用エピタキシャル基板。 - 請求項1に記載のエピタキシャル基板であって、
前記第1のIII族窒化物層の(0002)面のX線ロッキングカーブ半値幅が0.8度以上1.1度以下であり、(10-10)面のX線ロッキングカーブ半値幅が0.8度以上1.1度以下である、
ことを特徴とする半導体素子用エピタキシャル基板。 - 請求項1または請求項2に記載のエピタキシャル基板であって、
前記下地基板と前記第1のIII族窒化物層との間に、アモルファスの界面層が形成されてなることを特徴とする半導体素子用エピタキシャル基板。 - 請求項3に記載のエピタキシャル基板であって、
前記界面層がSiAlxOyNzからなることを特徴とする半導体素子用エピタキシャル基板。 - 請求項3または請求項4に記載のエピタキシャル基板であって、
前記第1のIII族窒化物層の(0002)面のX線ロッキングカーブ半値幅が0.5度以上0.8度以下である、
ことを特徴とする半導体素子用エピタキシャル基板。 - 請求項1ないし請求項5のいずれかに記載のエピタキシャル基板であって、
前記第2のIII族窒化物層と前記少なくとも1つの第3のIII族窒化物層との界面の表面粗さが、4nm以上12nm以下である、
ことを特徴とする半導体素子用エピタキシャル基板。 - 請求項1ないし請求項6のいずれかに記載のエピタキシャル基板であって、
前記第2のIII族窒化物層がAlyyGazzN(yy+zz=1、0≦yy<1、0<zz≦1)からなることを特徴とする半導体素子用エピタキシャル基板。 - 請求項1ないし請求項7のいずれかに記載のエピタキシャル基板であって、
前記第1のIII族窒化物層の凸部の密度が5×109/cm2以上5×1010/cm2以下であることを特徴とする半導体素子用エピタキシャル基板。 - 請求項1ないし請求項8のいずれかに記載のエピタキシャル基板であって、
前記第1のIII族窒化物層の凸部の平均間隔が45nm以上140nm以下であることを特徴とする半導体素子用エピタキシャル基板。 - 請求項1ないし請求項9のいずれかに記載のエピタキシャル基板であって、
前記少なくとも1つの第3のIII族窒化物層が半導体素子の機能層を含むことを特徴とする半導体素子用エピタキシャル基板。 - 請求項1ないし請求項9のいずれかに記載のエピタキシャル基板であって、
前記少なくとも1つの第3のIII族窒化物層が、相異なる組成の2種類以上のIII族窒化物層を前記第2のIII族窒化物層の直上に周期的に積層した超格子構造層を含む、
ことを特徴とする半導体素子用エピタキシャル基板。 - 請求項1ないし請求項11のいずれかに記載のエピタキシャル基板を用いて作製した半導体素子。
- (111)方位の単結晶シリコンである下地基板の上に、前記下地基板の基板面に対し(0001)結晶面が略平行なIII族窒化物層群を形成してなる半導体素子用エピタキシャル基板の製造方法であって、
前記下地基板の上にAlNからなる第1のIII族窒化物層を形成する第1形成工程と、
前記第2のIII族窒化物層の上にInxxAlyyGazzN(xx+yy+zz=1、0≦xx<1、0≦yy<1、0<zz≦1)からなる第2のIII族窒化物層を形成する第2形成工程と、
前記第2のIII族窒化物層の上に少なくとも1つの第3のIII族窒化物層をエピタキシャル形成する第3形成工程と、
を備え、
前記第1形成工程においては、前記第1のIII族窒化物層を、柱状あるいは粒状の結晶もしくはドメインの少なくとも一種から構成され、表面が三次元的凹凸面である多結晶欠陥含有性層として形成する、
ことを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項13に記載のエピタキシャル基板の製造方法であって、
前記第1形成工程においては、20nm/min.以上の成膜速度で平均膜厚が200nm以下となるように前記第一のIII族窒化物層を形成する、
ことを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項13または請求項14に記載のエピタキシャル基板の製造方法であって、
前記下地基板と前記第1のIII族窒化物層との間に、アモルファスの界面層を形成する界面層形成工程、
をさらに備えることを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項15に記載のエピタキシャル基板の製造方法であって、
前記界面層がSiAlxOyNzからなることを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項13ないし請求項16のいずれかに記載のエピタキシャル基板の製造方法であって、
前記第2形成工程においては、表面粗さが4nm以上12nm以下の前記第2のIII族窒化物層を形成することを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項13ないし請求項17のいずれかに記載のエピタキシャル基板の製造方法であって、
前記第2形成工程においては、AlyyGazzN(yy+zz=1、0≦yy<1、0<zz≦1)からなる前記第2のIII族窒化物層を形成することを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項13ないし請求項18のいずれかに記載のエピタキシャル基板の製造方法であって、
前記第3形成工程が半導体素子の機能層を形成する工程を含むことを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項13ないし請求項19のいずれかに記載のエピタキシャル基板の製造方法であって、
前記第3形成工程が相異なる組成の2種類以上のIII族窒化物層を前記第2のIII族窒化物層の直上に周期的に積層する工程を含む、
ことを特徴とする半導体素子用エピタキシャル基板の製造方法。 - 請求項13ないし請求項20のいずれかに記載のエピタキシャル基板の製造方法を用いて作製した半導体素子用エピタキシャル基板。
- 請求項13ないし請求項20のいずれかに記載のエピタキシャル基板の製造方法を用いて作製した半導体素子用エピタキシャル基板を備える半導体素子。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE112010003214.9T DE112010003214B4 (de) | 2009-08-07 | 2010-06-30 | Epitaxiesubstrat für eine halbleitervorrichtung, verfahren zur herstellung eines epitaxiesubstrats für eine halbleitervorrichtung, und halbleitervorrichtung |
CN201080035067.9A CN102484049B (zh) | 2009-08-07 | 2010-06-30 | 半导体元件用外延基板、半导体元件用外延基板的制造方法以及半导体元件 |
JP2011525837A JP5456783B2 (ja) | 2009-08-07 | 2010-06-30 | 半導体素子用エピタキシャル基板、半導体素子用エピタキシャル基板の製造方法、および半導体素子 |
US13/353,759 US8853828B2 (en) | 2009-08-07 | 2012-01-19 | Epitaxial substrate for semiconductor device, method for manufacturing epitaxial substrate for semiconductor device, and semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-184066 | 2009-08-07 | ||
JP2009184066 | 2009-08-07 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/353,759 Continuation-In-Part US8853828B2 (en) | 2009-08-07 | 2012-01-19 | Epitaxial substrate for semiconductor device, method for manufacturing epitaxial substrate for semiconductor device, and semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011016304A1 true WO2011016304A1 (ja) | 2011-02-10 |
Family
ID=43544205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/061148 WO2011016304A1 (ja) | 2009-08-07 | 2010-06-30 | 半導体素子用エピタキシャル基板、半導体素子用エピタキシャル基板の製造方法、および半導体素子 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8853828B2 (ja) |
JP (2) | JP5456783B2 (ja) |
CN (1) | CN102484049B (ja) |
DE (1) | DE112010003214B4 (ja) |
WO (1) | WO2011016304A1 (ja) |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012186267A (ja) * | 2011-03-04 | 2012-09-27 | Ngk Insulators Ltd | エピタキシャル基板 |
JP2012186268A (ja) * | 2011-03-04 | 2012-09-27 | Ngk Insulators Ltd | エピタキシャル基板 |
JP2012244161A (ja) * | 2012-03-09 | 2012-12-10 | Toshiba Corp | 半導体発光素子、窒化物半導体ウェーハ及び窒化物半導体層の製造方法 |
JP2013042032A (ja) * | 2011-08-18 | 2013-02-28 | Fujitsu Ltd | 化合物半導体装置及びその製造方法 |
WO2013125126A1 (ja) | 2012-02-23 | 2013-08-29 | 日本碍子株式会社 | 半導体素子および半導体素子の製造方法 |
JP2014099623A (ja) * | 2009-11-06 | 2014-05-29 | Ngk Insulators Ltd | 半導体素子用エピタキシャル基板、半導体素子、および半導体素子用エピタキシャル基板の製造方法 |
US8809101B2 (en) | 2011-05-16 | 2014-08-19 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device, nitride semiconductor wafer, and method for manufacturing nitride semiconductor layer |
JP2015159300A (ja) * | 2015-03-30 | 2015-09-03 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
JP2015525973A (ja) * | 2012-07-11 | 2015-09-07 | コーニンクレッカ フィリップス エヌ ヴェ | Iii−窒化物構造におけるナノパイプ欠陥の低減または除去 |
JP2016029741A (ja) * | 2015-11-05 | 2016-03-03 | 住友化学株式会社 | トランジスタ用窒化物半導体エピタキシャルウエハの製造方法 |
JP2016127223A (ja) * | 2015-01-08 | 2016-07-11 | 信越半導体株式会社 | 電子デバイス用エピタキシャル基板、電子デバイス、電子デバイス用エピタキシャル基板の製造方法、並びに電子デバイスの製造方法 |
JP2016195241A (ja) * | 2015-03-31 | 2016-11-17 | クアーズテック株式会社 | 窒化物半導体基板 |
JP2018088502A (ja) * | 2016-11-30 | 2018-06-07 | 住友化学株式会社 | 半導体基板 |
JP2018088501A (ja) * | 2016-11-30 | 2018-06-07 | 住友化学株式会社 | 半導体基板 |
US10269950B2 (en) | 2016-09-28 | 2019-04-23 | Fujitsu Limited | Compound semiconductor substrate and fabrication method therefor, compound semiconductor device and fabrication method therefor, power supply apparatus and high-output amplifier |
JP2019117935A (ja) * | 2013-05-03 | 2019-07-18 | 日本テキサス・インスツルメンツ合同会社 | Iii−窒化物トランジスタレイアウト |
JP2019125737A (ja) * | 2018-01-18 | 2019-07-25 | 株式会社サイオクス | 窒化物半導体エピタキシャル基板 |
JP2019125672A (ja) * | 2018-01-16 | 2019-07-25 | クアーズテック株式会社 | 化合物半導体基板 |
KR20200039007A (ko) * | 2017-08-28 | 2020-04-14 | 실트로닉 아게 | 헤테로에피택셜 웨이퍼 및 헤테로에피택셜 웨이퍼의 제조 방법 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011016304A1 (ja) * | 2009-08-07 | 2011-02-10 | 日本碍子株式会社 | 半導体素子用エピタキシャル基板、半導体素子用エピタキシャル基板の製造方法、および半導体素子 |
JP2015056556A (ja) * | 2013-09-12 | 2015-03-23 | 株式会社東芝 | 半導体装置 |
JP6375890B2 (ja) * | 2014-11-18 | 2018-08-22 | 日亜化学工業株式会社 | 窒化物半導体素子及びその製造方法 |
JP6609109B2 (ja) * | 2015-04-16 | 2019-11-20 | ローム株式会社 | 熱電変換素子およびその製造方法、および熱電発電装置およびペルチェ装置 |
DE102016223622A1 (de) * | 2016-11-29 | 2018-05-30 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Halbleiterbauelement und Verfahren zu dessen Herstellung |
JP7159450B2 (ja) * | 2019-03-28 | 2022-10-24 | 日本碍子株式会社 | 下地基板及びその製造方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007250721A (ja) * | 2006-03-15 | 2007-09-27 | Matsushita Electric Ind Co Ltd | 窒化物半導体電界効果トランジスタ構造 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998024129A1 (en) | 1996-11-27 | 1998-06-04 | The Furukawa Electric Co., Ltd. | Iii-v nitride semiconductor devices and process for the production thereof |
JP3895410B2 (ja) | 1996-11-27 | 2007-03-22 | 古河電気工業株式会社 | Iii−v族窒化物結晶膜を備えた素子、およびその製造方法 |
JP3760997B2 (ja) | 2003-05-21 | 2006-03-29 | サンケン電気株式会社 | 半導体基体 |
JP4371202B2 (ja) * | 2003-06-27 | 2009-11-25 | 日立電線株式会社 | 窒化物半導体の製造方法及び半導体ウエハ並びに半導体デバイス |
JP4276135B2 (ja) | 2004-06-14 | 2009-06-10 | 日本電信電話株式会社 | 窒化物半導体成長用基板 |
US7247889B2 (en) * | 2004-12-03 | 2007-07-24 | Nitronex Corporation | III-nitride material structures including silicon substrates |
US7777217B2 (en) * | 2005-12-12 | 2010-08-17 | Kyma Technologies, Inc. | Inclusion-free uniform semi-insulating group III nitride substrate and methods for making same |
JP2008098245A (ja) * | 2006-10-06 | 2008-04-24 | Showa Denko Kk | Iii族窒化物化合物半導体積層構造体の成膜方法 |
CN100502071C (zh) * | 2007-11-06 | 2009-06-17 | 南京大学 | 基于平面结构的ⅲ族氮化物半导体发光二极管及其制备方法 |
CN101355127B (zh) * | 2008-07-08 | 2010-11-10 | 南京大学 | 提高ⅲ族氮化物发光效率的led量子阱结构及其生长方法 |
WO2011016304A1 (ja) * | 2009-08-07 | 2011-02-10 | 日本碍子株式会社 | 半導体素子用エピタキシャル基板、半導体素子用エピタキシャル基板の製造方法、および半導体素子 |
-
2010
- 2010-06-30 WO PCT/JP2010/061148 patent/WO2011016304A1/ja active Application Filing
- 2010-06-30 DE DE112010003214.9T patent/DE112010003214B4/de not_active Expired - Fee Related
- 2010-06-30 JP JP2011525837A patent/JP5456783B2/ja active Active
- 2010-06-30 CN CN201080035067.9A patent/CN102484049B/zh not_active Expired - Fee Related
-
2012
- 2012-01-19 US US13/353,759 patent/US8853828B2/en active Active
-
2013
- 2013-12-05 JP JP2013251963A patent/JP2014103400A/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007250721A (ja) * | 2006-03-15 | 2007-09-27 | Matsushita Electric Ind Co Ltd | 窒化物半導体電界効果トランジスタ構造 |
Non-Patent Citations (3)
Title |
---|
A. ABLE ET AL.: "Growth of crack-free GaN on Si(1 1 1) with qraded AlGaN buffer layers", JOURNAL OF CRYSTAL GROWTH, vol. 276, no. 3-4, 1 April 2005 (2005-04-01), pages 415 - 418 * |
P. CHEN ET AL.: "Growth of high quality GaN layers with AlN buffer on Si(l 1 1) substrates", JOURNAL OF CRYSTAL GROWTH, vol. 225, no. 2-4, May 2001 (2001-05-01), pages 150 - 154, XP004242403, DOI: doi:10.1016/S0022-0248(01)00842-9 * |
YUAN LU ET AL.: "Influence of the growth temperature of the high-temperature AlN buffer on the properties of GaN grown on Si(1 1 1) substrate", JOURNAL OF CRYSTAL GROWTH, vol. 263, no. 1-4, 1 March 2004 (2004-03-01), pages 4 - 11 * |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014099623A (ja) * | 2009-11-06 | 2014-05-29 | Ngk Insulators Ltd | 半導体素子用エピタキシャル基板、半導体素子、および半導体素子用エピタキシャル基板の製造方法 |
JP2012186268A (ja) * | 2011-03-04 | 2012-09-27 | Ngk Insulators Ltd | エピタキシャル基板 |
JP2012186267A (ja) * | 2011-03-04 | 2012-09-27 | Ngk Insulators Ltd | エピタキシャル基板 |
US9478706B2 (en) | 2011-05-16 | 2016-10-25 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device, nitride semiconductor wafer, and method for manufacturing nitride semiconductor layer |
US8809101B2 (en) | 2011-05-16 | 2014-08-19 | Kabushiki Kaisha Toshiba | Semiconductor light emitting device, nitride semiconductor wafer, and method for manufacturing nitride semiconductor layer |
JP2013042032A (ja) * | 2011-08-18 | 2013-02-28 | Fujitsu Ltd | 化合物半導体装置及びその製造方法 |
WO2013125126A1 (ja) | 2012-02-23 | 2013-08-29 | 日本碍子株式会社 | 半導体素子および半導体素子の製造方法 |
JPWO2013125126A1 (ja) * | 2012-02-23 | 2015-07-30 | 日本碍子株式会社 | 半導体素子および半導体素子の製造方法 |
JP2012244161A (ja) * | 2012-03-09 | 2012-12-10 | Toshiba Corp | 半導体発光素子、窒化物半導体ウェーハ及び窒化物半導体層の製造方法 |
JP2015525973A (ja) * | 2012-07-11 | 2015-09-07 | コーニンクレッカ フィリップス エヌ ヴェ | Iii−窒化物構造におけるナノパイプ欠陥の低減または除去 |
JP2019117935A (ja) * | 2013-05-03 | 2019-07-18 | 日本テキサス・インスツルメンツ合同会社 | Iii−窒化物トランジスタレイアウト |
US10115589B2 (en) | 2015-01-08 | 2018-10-30 | Shin-Etsu Handotai Co., Ltd. | Epitaxial substrate for electronic devices, electronic device, method for producing the epitaxial substrate for electronic devices, and method for producing the electronic device |
JP2016127223A (ja) * | 2015-01-08 | 2016-07-11 | 信越半導体株式会社 | 電子デバイス用エピタキシャル基板、電子デバイス、電子デバイス用エピタキシャル基板の製造方法、並びに電子デバイスの製造方法 |
TWI624879B (zh) * | 2015-01-08 | 2018-05-21 | Shin Etsu Handotai Co Ltd | Epitaxial substrate for electronic component, electronic component, method for producing epitaxial substrate for electronic component, and method for manufacturing electronic component |
WO2016110906A1 (ja) * | 2015-01-08 | 2016-07-14 | 信越半導体株式会社 | 電子デバイス用エピタキシャル基板、電子デバイス、電子デバイス用エピタキシャル基板の製造方法、並びに電子デバイスの製造方法 |
JP2015159300A (ja) * | 2015-03-30 | 2015-09-03 | 富士通株式会社 | 化合物半導体装置及びその製造方法 |
JP2016195241A (ja) * | 2015-03-31 | 2016-11-17 | クアーズテック株式会社 | 窒化物半導体基板 |
JP2016029741A (ja) * | 2015-11-05 | 2016-03-03 | 住友化学株式会社 | トランジスタ用窒化物半導体エピタキシャルウエハの製造方法 |
US10269950B2 (en) | 2016-09-28 | 2019-04-23 | Fujitsu Limited | Compound semiconductor substrate and fabrication method therefor, compound semiconductor device and fabrication method therefor, power supply apparatus and high-output amplifier |
JP2018088501A (ja) * | 2016-11-30 | 2018-06-07 | 住友化学株式会社 | 半導体基板 |
WO2018101367A1 (ja) * | 2016-11-30 | 2018-06-07 | 住友化学株式会社 | 半導体基板 |
US11011630B2 (en) | 2016-11-30 | 2021-05-18 | Sumitomo Chemical Company, Limited | Semiconductor wafer |
JP2018088502A (ja) * | 2016-11-30 | 2018-06-07 | 住友化学株式会社 | 半導体基板 |
TWI744429B (zh) * | 2016-11-30 | 2021-11-01 | 日商住友化學股份有限公司 | 半導體基板 |
KR102321952B1 (ko) | 2017-08-28 | 2021-11-03 | 실트로닉 아게 | 헤테로에피택셜 웨이퍼 및 헤테로에피택셜 웨이퍼의 제조 방법 |
KR20200039007A (ko) * | 2017-08-28 | 2020-04-14 | 실트로닉 아게 | 헤테로에피택셜 웨이퍼 및 헤테로에피택셜 웨이퍼의 제조 방법 |
JP7034723B2 (ja) | 2018-01-16 | 2022-03-14 | クアーズテック株式会社 | 化合物半導体基板の製造方法 |
JP2019125672A (ja) * | 2018-01-16 | 2019-07-25 | クアーズテック株式会社 | 化合物半導体基板 |
WO2019142496A1 (ja) * | 2018-01-18 | 2019-07-25 | 株式会社サイオクス | 窒化物半導体エピタキシャル基板 |
JP2019125737A (ja) * | 2018-01-18 | 2019-07-25 | 株式会社サイオクス | 窒化物半導体エピタキシャル基板 |
Also Published As
Publication number | Publication date |
---|---|
US20120126293A1 (en) | 2012-05-24 |
JP5456783B2 (ja) | 2014-04-02 |
DE112010003214T5 (de) | 2012-07-12 |
CN102484049B (zh) | 2015-05-20 |
JP2014103400A (ja) | 2014-06-05 |
DE112010003214B4 (de) | 2016-06-16 |
JPWO2011016304A1 (ja) | 2013-01-10 |
US8853828B2 (en) | 2014-10-07 |
CN102484049A (zh) | 2012-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5456783B2 (ja) | 半導体素子用エピタキシャル基板、半導体素子用エピタキシャル基板の製造方法、および半導体素子 | |
JP5671127B2 (ja) | 半導体素子用エピタキシャル基板、半導体素子、および半導体素子用エピタキシャル基板の製造方法 | |
JP5554826B2 (ja) | エピタキシャル基板およびエピタキシャル基板の製造方法 | |
US8471265B2 (en) | Epitaxial substrate with intermediate layers for reinforcing compressive strain in laminated composition layers and manufacturing method thereof | |
US8648351B2 (en) | Epitaxial substrate and method for manufacturing epitaxial substrate | |
WO2011135963A1 (ja) | エピタキシャル基板およびエピタキシャル基板の製造方法 | |
US8969880B2 (en) | Epitaxial substrate and method for manufacturing epitaxial substrate | |
US20130043488A1 (en) | Epitaxial substrate and method for manufacturing epitaxial substrate | |
JP5937513B2 (ja) | 半導体素子用エピタキシャル基板および半導体素子用エピタキシャル基板の製造方法 | |
WO2011122322A1 (ja) | エピタキシャル基板およびエピタキシャル基板の製造方法 | |
JP5662184B2 (ja) | 半導体素子用のエピタキシャル基板、および半導体素子用エピタキシャル基板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080035067.9 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10806304 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011525837 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112010003214 Country of ref document: DE Ref document number: 1120100032149 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10806304 Country of ref document: EP Kind code of ref document: A1 |