Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01C—RESISTORS
  • H01C1/00—Details
  • H01C1/02—Housing; Enclosing; Embedding; Filling the housing or enclosure
  • H01C1/034—Housing; Enclosing; Embedding; Filling the housing or enclosure the housing or enclosure being formed as coating or mould without outer sheath
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01C—RESISTORS
  • H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
  • H01C17/28—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals
  • H01C17/288—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals by thin film techniques

Definitions

• the present invention relates to chip resistors, and in particular, chip resistors which are sulfuration resistant.
• Terminal electrodes in a majority of thick- film chip resistors and in some thin- film resistors are made of silver-based cermets.
• Metallic silver has several advantageous properties, including high electrical conductivity and excellent immunity to oxidizing when silver based cermets are fired in the air.
• Unfortunately metallic silver also has its shortcomings. Once such shortcoming is metallic silver's remarkable susceptibility to sulfur and sulfur compounds. At that, silver forms non-conductive silver sulfide resulting in open circuit in the silver-based resistor terminals. The described failure mechanism is called sulfuration phenomenon or sulfuration.
• FIG. 2 A prior art non sulfur proof thick-film chip resistor is presented in Figure 2. It consists of an isolative substrate 1, upper silver-based terminal electrodes 2, bottom silver- based electrodes 3, a resistive element 4, an optional protective layer 5, an external protective layer 6, plated nickel layer 7, and a plated finishing layer (commonly tin) 8. Each upper electrode 2 is covered by abutting layers: (a) external protective coating 6
• the disadvantages of the first method include the expensiveness of sulfur proof noble metals, the lower electrical conductivity of sulfur proof noble metals relative to metallic silver, as well as the possible incompatibility of non-silver terminals with thick- film resistor inks that are designed for use with silver termination.
• auxiliary upper electrodes 9 ( Figure 3) and uppermost overcoat 6'.
• Auxiliary upper electrodes 9 cover completely each of upper silver-based terminal electrodes 2 and overlap partially the external protective coating 6.
• the uppermost overcoat 6' covers the middle portion of the resistor and overlaps auxiliary upper electrodes 9.
• the auxiliary upper electrodes should be both platable
• auxiliary upper electrodes include low electrical conductivity and poor platability of polymer-based materials with carbon or base metal filler, possible resistance shift when sintering type inks are used for auxiliary upper electrodes, problematic implementation in small size resistors (1 mm length and less) where it is difficult to keep positional relationship between multiple layers that overlap each other in the terminal, and increased resistor thickness.
• Another object, feature, aspect, or advantage of the present invention is to improve over the state of the art relative to addressing the sulfuration phenomenon with chip type of resistor.
• Another object, feature, or advantage of the present invention is to provide for a chip resistor which is sulfuration resistant which does not require an additional protective layer which would increase thickness of the chip resistor beyond the thickness of a standard
• Yet another object, feature, or advantage of the present invention is a configuration or design that is applicable to all sizes of chip resistors, including the smallest ones where, for example, introduction of an additional protective layer with secure overlaps with adjacent layers would be potentially problematic.
• a still further object, feature, or advantage of the present invention is to provide a chip resistor which does not have the limitations associate with the additional protective layers found in the prior art, such as being (a) conductive, (b) non-silver, (c) suitable for deposition at low temperature. Materials that meet such requirements (for example polymer based carbon ink) have limited platability.
• a still further object, feature, or advantage of the present invention is to provide a sulfuration resistant chip resistor with terminals having good platability.
• a chip resistor includes upper sulfuration-susceptible terminal electrodes on opposite sides of a resistive element mounted over an insulating substrate and an external non-conductive protective coating over the resistive element.
• a method for deterring sulfuration in a chip resistor having upper sulfuration-susceptible terminal electrodes on opposite sides of a resistive element mounted over an insulating substrate, an external non-conductive protective coating over the resistive element, and at least one conducting metal plated layer covering opposite face sides of the insulating substrate and part of the top sulfuration-susceptible terminal electrodes.
• the method provides for sealing the terminal electrodes from the external environment. The sealing may be performed by overlapping the metal plated layer over exposed top portions of the terminal electrodes and over adjacent edges of the external non-conductive protective coating or sealing the terminal electrodes comprises moralizing adjacent edges of the external non-conductive protective coating prior to application of the metal plated layer.
• a chip resistor is formed by the process of forming top terminal electrodes and a resistive element on the top of an insulative substrate having face sides, forming a non-conducting external protective coating over the resistive element and adjacent portions of the top terminal electrodes, masking a middle portion of the external protective coating, metallizing edges of the external protective coating by sputtering, metallizing face sides of the substrate by sputtering or by conductive ink application, removing the mask, nickel plating the metallized edges of the external protective coating and face sides of the substrate, and placing a finishing layer over the nickel plating.
• a chip resistor includes an insulating substrate having a top surface, an opposite bottom surface and opposing face surfaces, top terminal electrodes formed on the top surface of the substrate, bottom electrodes formed on the bottom surface of the substrate, a resistive element positioned between the top terminal electrodes and partially overlapping the top terminal electrodes, an external protective coating that partially covers the top terminal electrodes, wherein edges of the external protective coating being activated to facilitate coverage by plating, a plated layer of nickel covering the face surfaces of the substrate, the top and bottom electrodes, and overlapping the edges of the external protective coating thereby sealing the underlying top terminal electrodes from ambient atmosphere.
• BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a substantially enlarged cross-sectional view of an apparatus according
• Figure 2 is a substantially enlarged cross-sectional view of a prior art (non
• Figure 3 is similar to Figure 2 but illustrates a prior art sulfuration resistant resistor.
• Figure 4 is a cross-sectional diagram and illustration of a method of making the
• resistor of Figure 1 according to an aspect of the present invention.
• Figure 5 is a cross-sectional diagram and illustration of a method of making a resistor using a metallization process using low intensity sputtering (without masking).
• Figure 6 is a cross-sectional diagram and illustration of a method of making a resistor using very high intensity sputtering (with or without masking).
• Figure 7 is a flow diagram illustrating one embodiment of a manufacturing process of the present invention.
• the present invention relates to a chip resistor (Figure 1) that comprises an insulating substrate 11, top terminal electrodes 12 formed on top surface of the substrate using silver-based cermet, bottom electrodes 13, resistive element 14 that is situated between the top terminal electrodes 12 and overlaps them partially, optional internal protective coating 15 that covers resistive element 14 completely or partially, external protective coating 16 that covers completely the internal protection coating 15 and partially covers top terminal electrodes 12, plated layer of nickel 17 that covers face sides of the substrate, top 12 and bottom 13 electrodes, and overlaps partially external protective coating 16, finishing plated layer 18 that covers nickel layer 17.
• Figure 1 that comprises an insulating substrate 11, top terminal electrodes 12 formed on top surface of the substrate using silver-based cermet, bottom electrodes 13, resistive element 14 that is situated between the top terminal electrodes 12 and overlaps them partially, optional internal protective coating 15 that covers resistive element 14 completely or partially, external protective coating 16 that covers completely the internal protection coating 15 and partially covers top terminal electrodes 12, plated layer of nickel 17 that covers face sides of the substrate, top 12 and bottom 13 electrodes,
• the overlap of nickel layer 17 and external protective layer 16 possesses a sealing property because of making the edges of external protective layer 16 platable prior to nickel plating process.
• silver terminal electrodes are sealed without use of dedicated protective layers.
• the silver terminal electrodes are sealed by imparting a protective function to the nickel plating layer that is commonly used as diffusion and leaching barrier between the silver electrodes and the finishing metallization layer (commonly, the tin layer) in terminals of standard (non sulfur proof) chip resistors.
• dielectric material like protective layer 16 platable Possible ways to make dielectric material like protective layer 16 platable include, without limitation, activating it for example by application of conductive material (metal sputtering, chemical deposition of metal, etc.) or by changing its structure (carbonization of polymers by heating, etc.).
• Figure 4 shows a process where metal sputtering is used for activation of the edges of the external protective coating 16.
• An appropriate metal for example nichrome alloy
• the sputtered metallization layer promotes nickel to plate not only silver terminals 12, 13, and face surfaces 11' of the substrate 11 but to extend to the edges of external protective coating 16 sealing the underlying silver electrodes 12.
• a good adhesion between nickel layer and metallized edges of external protective coating 16 insures good sealing of silver electrodes 12.
• FIG. 5 shows a second implementation of sputtering process.
• Sputtering is performed from the top side of chip resistor without masking of the external protective coating 16 but with extremely low intensity of sputtering.
• Resulting poor metallization facilitates plating of the external protective coating edge but very soon degrades in plating bath because of mechanical abrasion. Therefore, solid metallization of entire top surface does not form.
• FIG. 6 shows a third implementation of sputtering process.
• Sputtering is performed from face sides of stacked chips with or without masking of external protective coating 16 with very high intensity of sputtering sufficient to penetrate into the gap between the adjacent stacked chips and insure metallization of extreme portions of top side of chip.
• the gap between stacked chips exists because the middle portion of chip covered by external protective coating 16 is thicker than terminal area.
• nickel layer 7 cannot act as a silver protection element because of the poor adhesion of plated nickel layer 7 to the edge of protective coatings 6 ( Figure 2) and 6' ( Figure 3).
• the present invention provides for imparting the function of protective layer to the plated nickel layer that is commonly used as diffusion and leaching barrier between silver electrodes and finishing metallization layer (tin layer) in terminals of standard (non sulfur proof chip resistor).
• an appropriate metal for example nichrome alloy
• nichrome alloy is deposed on the edges of external protective coating (that are adjacent to silver electrodes) making these edges platable. It promotes nickel to plate not only silver electrodes but to extend to the edges of external protective coating sealing the underlying silver electrodes. Advantages of this approach include that no additional protective layer is needed.
• thickness of chip resistor is the same as thickness of standard (non sulfur-proof) chip resistor.
• the configuration is applicable to all sizes of chips including the smallest ones as there need not be an additional protective layer.
• the terminals maintain good platability.
• the present invention also relates to the method of making the chip resistor.
• Figure 7 illustrates one embodiment of a manufacturing process of the present invention.
• step 20 the top 12 and bottom 13 terminal electrodes formation is performed.
• step 21 resistive element 14 formation is performed.
• step 22 an optional internal protective coating 15 formation may be performed. Of course, this step is optional and not required.
• step 23 external protective coating 16 formation is performed.
• step 24 an optional masking of middle portion of external protective coating by mask 19 may be performed.
• activation of the edges of external protective coating 16 (for example by metal sputtering as shown in Figures 4-6) is performed.
• step 26 activation of face sides 11' of the substrate 11 (for example by metal sputtering or by conductive ink application) is performed.
• step 27 removal of the optional mask is performed where the optional mask was used.
• step 28 plating is performed (preferably using nickel or a nickel alloy).
• step 29 the layer plating is finished.
• Step 25 imparts the withstand ability of chip resistor to sulfur containing ambient environment by sealing the sulfuration susceptible terminals.

Landscapes

• Engineering & Computer Science (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Manufacturing & Machinery (AREA)
• Apparatuses And Processes For Manufacturing Resistors (AREA)
• Non-Adjustable Resistors (AREA)
• Details Of Resistors (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=39535523

Family Applications (1)

Country Status (6)

Cited By (2)

Families Citing this family (33)

Citations (8)

Family Cites Families (16)

• 2008
  • 2008-02-13 US US12/030,281 patent/US7982582B2/en active Active
  • 2008-02-21 EP EP08730372.3A patent/EP2130207B1/en active Active
  • 2008-02-21 WO PCT/US2008/054557 patent/WO2008109262A1/en not_active Ceased
  • 2008-02-21 CN CN200880010666.8A patent/CN101681705B/zh active Active
  • 2008-02-21 JP JP2009552007A patent/JP2010520624A/ja active Pending
  • 2008-02-21 CN CN201110443555.XA patent/CN102682938B/zh active Active
  • 2008-02-26 TW TW101136473A patent/TWI479514B/zh active
  • 2008-02-26 TW TW097106574A patent/TWI423271B/zh active
• 2011
  • 2011-07-18 US US13/185,065 patent/US8514051B2/en active Active
• 2012
  • 2012-12-25 JP JP2012280566A patent/JP2013080952A/ja active Pending
• 2013
  • 2013-06-26 JP JP2013133754A patent/JP2013219387A/ja active Pending
  • 2013-08-19 US US13/970,011 patent/US8957756B2/en active Active
• 2016
  • 2016-05-06 JP JP2016093075A patent/JP6546118B2/ja active Active

Patent Citations (8)

Also Published As

Similar Documents

Legal Events