WO2007045171A1 - Boucle a verrouillage de phase analogue et procede de realisation de la fonction de maintien correspondante - Google Patents

Boucle a verrouillage de phase analogue et procede de realisation de la fonction de maintien correspondante Download PDF

Info

Publication number
WO2007045171A1
WO2007045171A1 PCT/CN2006/002755 CN2006002755W WO2007045171A1 WO 2007045171 A1 WO2007045171 A1 WO 2007045171A1 CN 2006002755 W CN2006002755 W CN 2006002755W WO 2007045171 A1 WO2007045171 A1 WO 2007045171A1
Authority
WO
WIPO (PCT)
Prior art keywords
loop
control
phase
locked loop
controlled oscillator
Prior art date
Application number
PCT/CN2006/002755
Other languages
English (en)
Chinese (zh)
Inventor
Zhi Hong
Original Assignee
Huawei Technologies Co., Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co., Ltd. filed Critical Huawei Technologies Co., Ltd.
Publication of WO2007045171A1 publication Critical patent/WO2007045171A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/14—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted
    • H03L7/146—Details of the phase-locked loop for assuring constant frequency when supply or correction voltages fail or are interrupted by using digital means for generating the oscillator control signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop

Definitions

  • the present invention relates to the field of communications technologies, and in particular, to an analog phase locked loop and a method for implementing the same.
  • Phase-locked loops are widely used in communication electronic circuits.
  • the phase-locked loop is divided into two types: analog phase-locked loop and digital phase-locked loop.
  • the analog phase-locked loop changes the capacitance of the oscillation loop by adjusting the voltage to achieve the purpose of changing the frequency.
  • the digital phase-locked loop is adjusted by frequency division. The ratio (increase, minus pulse) is used to adjust the frequency.
  • the more common analog phase-locked loop is shown in Figure 1. It is composed of three basic components of the phase detector 110, the loop filter 120 and the voltage controlled oscillator 130, wherein the output end of the voltage controlled oscillator 130 is connected with the feedback end of the phase detector 110 to form a Feedback loop.
  • the phase detector is a phase comparison device for comparing the phase difference 0e(t) between the reference signal Vi(t) and the feedback signal phase Vo(t), and outputting the error signal Ud(t).
  • the output error signal Ud(t) is a function of the phase difference signal 0e(t).
  • the loop filter has a low-pass characteristic that acts as a low-pass filter and, more importantly, it plays a decisive role in loop parameter adjustment.
  • the loop filter is a linear circuit that can be represented by a transfer operator F ( P ) in time domain analysis.
  • Commonly used loop filters are RC integral filter, passive proportional integral filter and active proportional integral filter.
  • the voltage controlled oscillator is a voltage/frequency converter that acts as a controlled oscillator in the loop. Its oscillation frequency varies linearly with the input control voltage Uc( ), so the voltage-controlled oscillator is in the phase-locked loop. An integral link.
  • the phase-locked loop is a closed-loop phase control unit.
  • the phase detector compares the phase difference between the reference signal and the voltage-controlled oscillator output signal (feedback signal) to generate an error control voltage to adjust
  • the frequency of the voltage controlled oscillator is at the same frequency as the reference signal.
  • the frequency of the reference signal is different from the oscillation frequency when the voltage controlled oscillator is not controlled. Due to the inherent frequency difference between the two signals, the phase difference between them must constantly change, so that the frequency of the voltage controlled oscillator also changes within the corresponding range. If the frequency of the voltage controlled oscillator is equal to the frequency of the reference signal, the voltage controlled oscillator is stabilized at this frequency.
  • the frequency between the reference signal and the output signal of the voltage controlled oscillator is the same, and the phase difference no longer changes with time.
  • the error control voltage is a fixed value, and the loop enters a so-called "locked" state.
  • the frequency divider In order to facilitate the phase comparison of the reference signal and the feedback signal by the phase detector, it is necessary to connect a frequency divider in series in the feedback loop.
  • the function of the frequency divider is to divide the frequency of the feedback signal to a frequency consistent with the reference signal. Only the frequency of the feedback signal and the reference signal are the same to participate in phase discrimination. Generally, the frequency of the reference signal participating in phase discrimination is lower than the input frequency of the voltage controlled oscillator. Of course, if the frequency of the reference signal participating in the phase discrimination is the same as the frequency of the feedback signal, there is no need to divide the frequency, and it is directly used as feedback.
  • the use of a separate device to form an analog phase-locked loop has the advantages of flexible circuit, high performance index, low circuit cost, and can realize some existing integrated phase-locked loops, compared to a single-chip integrated phase-locked loop.
  • the loop bandwidth and damping coefficient can be flexibly adjusted. Since the phase-locked loop is a separate component, the loop bandwidth and damping coefficient are adjusted by adjusting the values of the peripheral components, so that the phase-locked loop has Different filtering characteristics, so the analog phase-locked loop formed by the discrete device is widely used in the current circuit design.
  • the specific system block diagram is shown in Figure 2. The working principle is as follows:
  • the phase detector 210 detects a phase difference between the phase of the reference signal and the phase of the feedback signal, and the two output levels of the output are respectively input to the positive and negative poles of the active low-pass proportional-integral filter 220, and the active low-pass proportional integral
  • the filter 220 outputs a control voltage to adjust the output of the voltage controlled oscillator 230.
  • the output is divided by the frequency divider of the frequency divider 240 as a feedback signal to enter the phase detector 210 to participate in the identification machine.
  • phase detector and the frequency divider can be implemented in a logic device, such as Field Programmable Gate Array (FPGA), Complex Programmable Logical Device (CPLD) or erasable.
  • a logic device such as Field Programmable Gate Array (FPGA), Complex Programmable Logical Device (CPLD) or erasable.
  • Programming logic device EPLD: Erasable Programmable Logic Device
  • the active 4 ⁇ -pass proportional-integral filter can be realized by an operational amplifier and peripheral circuits.
  • the phase-locked loop is a closed-loop system.
  • the output voltage of the active low-pass filter is a stable voltage.
  • the output of the voltage-controlled oscillator is also stable and locked.
  • the phase-locked loop will be in an unlocked state, and the output of the active low-pass filter will change from a stable voltage to an indeterminate voltage, which makes the voltage-controlled oscillator Outputs a very biased frequency that causes the output frequency to be unusable.
  • the technical problem to be solved by the present invention is to provide an analog phase-locked loop and a method for implementing the same.
  • the pin-phase loop enters a "hold" mode, that is, the voltage-controlled oscillation
  • the device continues to output the frequency memorized in the normal tracking state, so that when the reference source is lost or degraded, the frequency of the phase-locked loop output does not jump, which improves the reliability of the phase-locked loop output.
  • An analog phase-locked loop includes: a phase detector, a loop filter, and a voltage controlled oscillator connected in series, and an output of the voltage controlled oscillator is coupled to a feedback end of the phase detector through a feedback loop;
  • the phase locked loop also includes:
  • a holding circuit connected in series between the loop filter and the voltage controlled oscillator, collecting a control voltage from the output end of the loop filter for determining the output of the control loop filter when the phase locked loop is in a locked state
  • the end is connected to the input end of the voltage controlled oscillator; when the phase locked loop is determined to be in the unlocked state, the path between the output of the loop filter and the input end of the voltage controlled oscillator is turned off, The collected control voltage is processed and input to the input of the voltage controlled oscillator.
  • the analog phase locked loop further includes a frequency divider connected in series to a feedback loop between the output of the voltage controlled oscillator and the feedback terminal of the phase detector.
  • the holding circuit includes an A/D converter, a D/A converter, a control unit, and a switching unit;
  • the control unit is configured to collect a control voltage from an output end of the loop filter through an A/D converter, and determine that the phase locked loop is in a locked state, and transmit the connection to the control end of the switch unit through the second output end thereof a signal of an output of the loop filter and a voltage controlled oscillator; determining the phase lock When the ring is in the unlocked state, the control terminal of the switching unit is transmitted through its second output to block the signal of the output of the loop filter and the voltage controlled oscillator, and through its first output and D/A conversion Transmitting a processed control voltage signal to a second input of the switching unit;
  • the switching unit is configured to control, according to a control signal received from the control end, the control loop filter to be connected to the voltage controlled oscillator via its first input terminal; or to control the collected control voltage signal via its own
  • the second input is coupled to the voltage controlled oscillator.
  • the control unit is further configured to save the collected control voltage when the pin phase ring is in a locked state, and calculate an average value of the saved control voltage;
  • the ⁇ collected control voltage signal transmitted to the second input end of the switch unit is ⁇ the calculated average value of the collected control voltages.
  • the control unit includes a processor and a memory, and the memory is respectively connected to the processor, the A/D converter and the D/A converter, and the processor is connected to the control end of the switch unit.
  • the loop filter includes: an RC integration filter, a passive proportional integral filter, or an active proportional integral filter.
  • the voltage controlled oscillator includes: a crystal voltage controlled oscillator, an LC voltage controlled oscillator or a voltage controlled multiple resonant oscillator.
  • the switch unit includes a soft switch or a hard switch.
  • a method for simulating a phase-locked loop to implement a hold function includes the following steps:
  • the phase detector compares the phases of the received reference signal and the feedback signal, and outputs an error signal to the loop filter, and the loop filter outputs a corresponding control voltage according to the error signal; maintaining the output of the loop filter output of the circuit Controlling the voltage, determining whether the pin phase loop is currently in a stable locked state, and if so, controlling the output voltage of the control loop filter as an input signal of the voltage controlled oscillator; otherwise, the holding circuit will control the collected
  • the voltage is processed as an input signal to the voltage controlled oscillator. ... -
  • the process of determining whether the phase locked loop is currently in a stable locked state includes:
  • the hold circuit collects the control voltage from the output of the loop filter and saves it, calculates the average control voltage value for one cycle, and compares the average control voltage value with at least one newly acquired control Voltage values are compared:
  • the method further includes: the holding circuit discarding the newly collected control voltage value;
  • the average control voltage value of the control voltage collected by the holding circuit as the input signal of the voltage controlled oscillator is the average value of the control voltage that has been calculated before discarding.
  • the method further includes: the holding circuit discarding the newly collected control voltage value; and, re-counting n.
  • the holding circuit replaces the saved control voltage value with the newly stored control voltage value in real time, and calculates a new average value of the control voltage in real time. Old average, and save.
  • the invention can also adjust the length of a cycle and the number of acquisitions of the control voltage and the size of the set error range in the cycle, and improve the application of the phase-locked loop in specific situations. Degree of freedom; depending on the actual application, it can be selected to switch to the "hold" state when the reference source is degraded; the reliability of the phase-locked loop output is improved.
  • 1 is a basic configuration diagram of an analog phase locked loop in the prior art.
  • FIG. 2 is a system block diagram of an analog phase locked loop in the prior art.
  • FIG. 3 is a system block diagram of an analog phase locked loop in accordance with an embodiment of the present invention.
  • FIG. 4 is a flow chart of a method for implementing a hold function of an analog phase locked loop in accordance with an embodiment of the invention. detailed description
  • the system block diagram of the present invention is based on the prior art, and a holding circuit, i.e., a dotted frame portion in the drawing, is added.
  • the system includes: a phase detector 310, a loop filter 320, a hold circuit 330, and a voltage controlled oscillator 350; in order to make the reference signal and the frequency of the feedback signal coincide, it can also be in the voltage controlled oscillator 340 and the phase detector 310.
  • a frequency divider 350 is coupled to the feedback loop.
  • the phase detector 310 receives the reference signal and the feedback signal output from the output of the voltage controlled oscillator 340, compares the phases of the two signals, and outputs the error signal to the loop filter 320.
  • the loop filter 320 is coupled to the output of the phase detector 310, and the loop filter 320 outputs a corresponding control voltage based on the received error signal.
  • the hold circuit 330 is connected in series between the loop filter 320 and the voltage controlled oscillator 340, which collects the control voltage and processes it accordingly to give an input signal to the voltage controlled oscillator 340.
  • the voltage controlled oscillator 340 outputs a signal of a certain frequency as an output of the entire system according to the input signal received at its input terminal.
  • the above holding circuit includes an A/D converter 331, a D/A converter 332, a processor 334, a memory 333, and a switching unit 335; an output of the loop filter 320 is connected to the memory 333 through an A/D converter 331; An output end of the loop filter 320 is connected to an input end of the voltage controlled oscillator 340 through a first input end and an output end of the switch unit 335; the processor 334 and the memory 333 are connected to each other; and the memory is sequentially subjected to D/A conversion.
  • the second input end and the output end of the switch unit 335 are connected to the input end of the voltage controlled oscillator 340; the processor 334 is connected to the control end of the switch unit 335.
  • the above processor 334 and memory 333 may be collectively referred to as a control unit 336.
  • the memory is a general-purpose memory, including: flash memory (FLASH), hard disk.
  • the control voltage output by the loop filter is directly used as the input signal of the voltage controlled oscillator through the switching unit; if the reference signal is lost or degraded, the control unit outputs a corresponding control signal to The switching unit, the switching unit immediately disconnects the path between the loop filter and the voltage controlled oscillator, and simultaneously turns on the path between the D/A converter and the voltage controlled oscillator, at which time the control voltage of the voltage controlled oscillator is controlled by Keep the circuit to provide.
  • the control unit is configured to collect the control voltage from the output end of the loop filter through the A/D converter, and determine that the phase-end loop is in the locked state, and transmit the connection to the control end of the switch unit through the second output end thereof.
  • the output of the loop filter and the signal of the voltage controlled oscillator when the phase locked loop is determined to be in the unlocked state, the output end of the blocking loop filter is transmitted to the control end of the switching unit through the second output end thereof And a signal of the voltage controlled oscillator, and transmitting the processed control voltage signal to the second input end of the switch unit through the first output end thereof and the D/A converter; the specific processing includes: after rejecting the bad value, the remaining The number is averaged.
  • a switching unit configured to, according to a control signal received from the control end, control the loop filter to be connected to the voltage controlled oscillator via its first input terminal; or to control the acquired control voltage signal via its second The input is connected to the voltage controlled oscillator.
  • the above loop filter is a linear circuit, and an RC integration filter, a passive ratio integration filter or an active proportional integration filter can be used to achieve the object of the present invention.
  • the above voltage controlled oscillator is a crystal voltage controlled oscillator, an LC voltage controlled oscillator or a voltage controlled multiple resonant oscillator.
  • the crystal oscillator has the highest frequency stability, but its frequency control range is small, the linearity of control characteristics is the worst, and the control sensitivity is the lowest; the voltage-controlled multivibrator has the worst frequency stability and can only generate square waves. However, it has the largest controllable range, the best linearity, and the highest control sensitivity.
  • the performance of the LC voltage controlled oscillator is somewhere in between.
  • the above switching unit is a soft switch or a hard switch, and a hard switch such as a relay switch.
  • a soft switch such as a soft switch
  • a hard switch such as a relay switch.
  • the former solution can pass a special clock test instrument (such as oscilloscope, frequency meter, time interval analyzer) or test circuit (integrated in another
  • the input reference source is measured for a part of the communication device, for example, the frequency of the reference source is tested within a normal range, and the phase-locked loop is considered to be in a stable state; the latter scheme is also the same It can be measured by a special clock test instrument or test circuit. For example, if the measured phase-locked loop output frequency deviation is within a certain range, the phase-locked loop is also considered to be in a stable state.
  • the specific implementation method of the present invention is as follows:
  • Step 401 The phase detector compares the phases of the received reference signal and the feedback signal, and outputs an error signal to the loop filter; the loop filter outputs a control voltage according to the error signal;
  • the operation calculates the average control voltage value in one cycle, stores it in the memory, and compares the average control voltage value with at least one newly acquired control voltage value;
  • steps 404 to 405 are performed: It is considered that the phase locked loop is in an unstable locking state, that is, the reference signal is lost or deteriorated, and the processor in the holding circuit outputs the path between the open loop filter and the voltage controlled oscillator to the switching unit and turns on the D/A. a control signal of the path between the converter and the voltage controlled oscillator.
  • the memory does not store the n new control voltage values, that is, discards the newly collected n control voltage values, and the average stored in the memory
  • the control voltage value is converted by the D/A converter and input to the input end of the voltage controlled oscillator through the switch unit.
  • the control voltage value applied to the input end of the voltage controlled oscillator is:
  • the phase locked loop is in a stable locked state. That is, the average control voltage value stored in the memory is subjected to the D/A converted analog value before the reference signal is lost or deteriorated.
  • step 406 407 is performed: At this time, the phase locked loop may be subject to clock interference, but does not cause the phase locked loop to lose lock. , the system is still considered to be in a stable output state; then the processor in the holding circuit outputs a control signal for maintaining the path between the loop filter and the voltage controlled oscillator to the switching unit; and re-counting n, and does not The corresponding collected control voltage values are stored in the memory, that is, the newly collected n control voltage values are discarded.
  • steps 408 to 409 are performed: that is, the system itself is in a locked state of the stable output; the processor in the holding circuit supplies the switching unit output to maintain the loop filter and the voltage control Control signal for the path between the oscillators; at this point, the newly acquired control
  • the voltage value replaces the control voltage value stored in the memory for the longest time in real time, and stores the reasonable data in a first-in, first-out manner.
  • the processor calculates the new average value of the control voltage in real time, replaces the old average value, and stores it in the memory. In, real-time updates.
  • the frequency of the output signal is stable, and the control voltage is also a stable voltage.
  • the Y/A voltage values are stored in the buffer.
  • the M voltage values are very similar, but they are not all the same.
  • the average value X of the M voltages is called the "good value”. ", every new A seconds, a new value is collected. This value will be compared with X. If there is little difference, the specific difference in the application is normal according to the actual situation, that is, the error range of the difference is set.
  • the phase-locked loop is still normal, then put this value into the end of the buffer, move the first value of the buffer out, and the X value is also updated; if the difference is large, according to If the actual application determines this range, the value is considered to be a bad value. At this time, the value is not put into the buffer, and the X value is not updated. If the situation is restored after less than n times, it is considered not Clock Insufficient to cause loss of lock of the phase-locked loop; if this situation lasts for n times, it can be judged that it is not the interference of the clock, but the clock is interrupted or degraded, and the phase-locked loop is about to lose its lock.
  • the calculated X is used as a control voltage to control the voltage controlled oscillator.
  • phase-locked loop circuit Since the phase-locked loop circuit is mostly used in communication equipment, the communication equipment is integrated by multiple functional circuit modules, and there is interconnection and interconnection between the circuit modules. There may be some uncertain interference inside and outside the communication equipment. Sources, improper handling of these sources of interference can cause the clock to be disturbed, such as unstable power systems, strong sources of electromagnetic radiation nearby, lightning strikes, etc., which can affect the input reference signal.
  • the error range can be adjusted, or wide or narrow; the length of the acquisition cycle can also be adjusted, or long or short; the number of acquisitions of the control voltage M in multiple acquisition periods is also adjustable, or large or Small;
  • the preset value of the generated difference that continuously exceeds the error range is also adjustable, or larger or smaller; this depends on the specific application.
  • the requirements for the stability of the phase locked loop are not the same in different situations, so the parameters involved above are set to be adjustable, which is advantageous for the present invention to be better applied to various occasions.
  • the above is only the preferred embodiment of the present invention and is not intended to limit the scope of the present invention. Any modifications, equivalent substitutions, improvements, etc. made within the spirit and scope of the present invention are included in the scope of the present invention.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

La présente invention concerne une boucle à verrouillage de phase analogue et un procédé correspondant de réalisation de la fonction de maintien, appartenant au domaine technique de la communication. La boucle à verrouillage de phase analogue comprend : un détecteur de phase, un filtre de boucle et un VCO, ainsi qu’un circuit de maintien connecté en série entre le filtre de boucle et le VCO. Le circuit de maintien collecte une tension de commande du terminal de sortie du filtre de boucle, et la traite de façon correspondante à la fourniture d’un signal d’entrée au VCO. Le procédé correspondant suit les étapes suivantes : le détecteur de phase compare la phase d’un signal de référence reçu à celle d’un signal de retour de manière à extraire un signal d’erreur au filtre de boucle ; le filtre de boucle sort une tension de commande correspondant audit signal d’erreur ; le circuit de maintien collecte et traite ladite tension de commande pour fournir le signal d’entrée au VCO. Dans la présente invention, quand une source de référence est perdue ou détériorée, la sortie de toute la boucle à verrouillage de phase ne peut être extraite déviée, ce qui signifie que la boucle à verrouillage de phase est dotée d’une fonction de « maintien » qui améliore la fiabilité de la sortie de la boucle à verrouillage de phase.
PCT/CN2006/002755 2005-10-21 2006-10-18 Boucle a verrouillage de phase analogue et procede de realisation de la fonction de maintien correspondante WO2007045171A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN200510100700.9 2005-10-21
CNB2005101007009A CN100512011C (zh) 2005-10-21 2005-10-21 一种模拟锁相环实现保持功能的系统和方法

Publications (1)

Publication Number Publication Date
WO2007045171A1 true WO2007045171A1 (fr) 2007-04-26

Family

ID=37297875

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2006/002755 WO2007045171A1 (fr) 2005-10-21 2006-10-18 Boucle a verrouillage de phase analogue et procede de realisation de la fonction de maintien correspondante

Country Status (2)

Country Link
CN (1) CN100512011C (fr)
WO (1) WO2007045171A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109120393A (zh) * 2018-09-27 2019-01-01 深圳市傲科光电子有限公司 一种低功耗时钟数据恢复电路及接收机
CN111222294A (zh) * 2018-11-23 2020-06-02 深圳市中兴微电子技术有限公司 模拟锁相环锁定状态下参考钟平滑过渡的方法和装置

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101557230B (zh) * 2008-04-10 2011-07-20 中芯国际集成电路制造(上海)有限公司 一种锁相环自校准系统以及方法
CN101262287B (zh) * 2008-04-19 2012-05-23 桂林电子科技大学 脉冲超宽带通信系统中簇脉冲信号能量同步检测法
JP5159704B2 (ja) * 2009-05-25 2013-03-13 古野電気株式会社 基準周波数発生装置
CN101610123B (zh) * 2009-07-10 2013-03-20 中兴通讯股份有限公司 一种时钟单元及其实现方法
US8446193B2 (en) * 2011-05-02 2013-05-21 National Semiconductor Corporation Apparatus and method to hold PLL output frequency when input clock is lost
CN103259538B (zh) * 2012-02-15 2016-04-06 珠海扬智电子科技有限公司 具有防骇功能的芯片及其控制方法
CN103580683A (zh) * 2012-08-02 2014-02-12 中船重工（武汉）凌久电气有限公司 一种正弦输出锁相环的模拟电路实现方法
CN102868399B (zh) * 2012-10-11 2015-01-21 广州润芯信息技术有限公司 锁相环频率综合器和锁相环失锁检测及调节方法
CN104022778B (zh) * 2014-06-24 2017-06-27 瑞斯康达科技发展股份有限公司 一种模拟锁相环电路及其信号处理方法
CN104811195B (zh) * 2015-05-26 2017-09-19 成都西蒙电子技术有限公司 一种频率校准装置及频率综合器
CN107895967A (zh) * 2017-11-21 2018-04-10 西安许继电力电子技术有限公司 一种并网变流器低电压穿越锁相改进方法
CN108551341A (zh) * 2018-05-02 2018-09-18 上海顺久电子科技有限公司 一种锁相环装置及锁相环电路的补偿方法
CN110971230B (zh) * 2018-09-30 2023-06-30 苏州四方杰芯电子科技有限公司 一种高性能锁相环电路控制系统
CN111566938B (zh) * 2019-07-26 2024-05-14 深圳欣锐科技股份有限公司 单相自适应锁相装置和方法
CN111106827B (zh) * 2019-12-09 2022-05-31 中山大学 数字芯片片内电源波动的检测方法、系统和存储介质
CN112953518B (zh) * 2021-03-30 2024-05-14 南京中科微电子有限公司 一种用于超外差两级下变频接收机中的锁相环结构

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0750579A (ja) * 1993-08-05 1995-02-21 Nec Corp 位相同期ループ回路
CN1286532A (zh) * 1999-08-26 2001-03-07 阿尔卡塔尔公司 锁相环路频率合成器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1225839C (zh) * 2002-08-09 2005-11-02 华为技术有限公司 同步数字传输设备主备时钟平滑切换的方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0750579A (ja) * 1993-08-05 1995-02-21 Nec Corp 位相同期ループ回路
CN1286532A (zh) * 1999-08-26 2001-03-07 阿尔卡塔尔公司 锁相环路频率合成器

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109120393A (zh) * 2018-09-27 2019-01-01 深圳市傲科光电子有限公司 一种低功耗时钟数据恢复电路及接收机
CN109120393B (zh) * 2018-09-27 2023-10-27 深圳市傲科光电子有限公司 一种低功耗时钟数据恢复电路及接收机
CN111222294A (zh) * 2018-11-23 2020-06-02 深圳市中兴微电子技术有限公司 模拟锁相环锁定状态下参考钟平滑过渡的方法和装置

Also Published As

Publication number Publication date
CN1859006A (zh) 2006-11-08
CN100512011C (zh) 2009-07-08

Similar Documents

Publication Publication Date Title
WO2007045171A1 (fr) Boucle a verrouillage de phase analogue et procede de realisation de la fonction de maintien correspondante
US8284888B2 (en) Frequency and phase acquisition of a clock and data recovery circuit without an external reference clock
EP0044153B1 (fr) Synthétiseur de fréquences comportant une correction amont pour réduire le bruit de phase
US7474160B2 (en) Systems and methods for calibrating a filter
US8446193B2 (en) Apparatus and method to hold PLL output frequency when input clock is lost
US8102197B1 (en) Digital phase locked loop
CN106817126B (zh) 一种输出频率范围宽锁频速度快的高精度数字锁频环
CN111869106A (zh) 通过基于可编程计数器的时钟接口和具有高分辨率和宽操作范围的时间数字转换器进行时钟筛选
WO2007062577A1 (fr) Boucle a phase asservie et methode d'amelioration de precision d'horloge
CN1917372B (zh) 检测锁相环路的锁定条件的电路装置和方法
EP1676366B1 (fr) Dispositif pll multibande et procede de commande du dispositif
EP2797235B1 (fr) Dispositif de boucle à phase asservie avec transition gérée de mode de fonctionnement de bruit aléatoire
US7714625B2 (en) System and method for fast re-locking of a phase locked loop circuit
CN107306125A (zh) 信号生成电路以及信号生成方法
WO2006128075A1 (fr) Etalonnage de filtre
US7940130B2 (en) Frequency generator and method of frequency generation with multiple sampling phase detectors
US6998889B2 (en) Circuit, apparatus and method for obtaining a lock state value
CN105790757B (zh) 自动频率校正电路及频率校正方法
US20060193418A1 (en) Method and apparatus for clock recovery
KR20210102252A (ko) 직접 피드포워드 회로를 갖는 위상 고정 루프(pll)
CN114826255A (zh) 一种相位可调的adpll电路
KR20080072790A (ko) 필터 보정
CN109347476A (zh) 分数频率综合器频率校准方法、校准电路与频率综合器
CN109412589A (zh) 一种分数频率合成器整数边界杂散的优化方法及系统
US8183949B2 (en) Compensation of VCO gain curve offsets using auto-calibration

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 06791267

Country of ref document: EP

Kind code of ref document: A1