WO2006134891A1 - モジュール基板のはんだ付け方法 - Google Patents
モジュール基板のはんだ付け方法 Download PDFInfo
- Publication number
- WO2006134891A1 WO2006134891A1 PCT/JP2006/311790 JP2006311790W WO2006134891A1 WO 2006134891 A1 WO2006134891 A1 WO 2006134891A1 JP 2006311790 W JP2006311790 W JP 2006311790W WO 2006134891 A1 WO2006134891 A1 WO 2006134891A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- solder
- board
- module
- printed wiring
- wiring board
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09136—Means for correcting warpage
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
- H05K3/3485—Applying solder paste, slurry or powder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3489—Composition of fluxes; Methods of application thereof; Other methods of activating the contact surfaces
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49139—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture
- Y10T29/4914—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture with deforming of lead or terminal
- Y10T29/49142—Assembling to base an electrical component, e.g., capacitor, etc. by inserting component lead or terminal into base aperture with deforming of lead or terminal including metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
Definitions
- the present invention relates to a package component using a lead-free solder alloy, in particular, a module substrate on which electronic components represented by BGA and CSP having solder bumps as leadless components are mounted on a rigid printed wiring board.
- the present invention relates to a soldering method for preventing the occurrence of poor connection due to poor fusion at the time of heat melting bonding.
- Module boards and rigid printed circuit boards are terms for electronic components that are also used in production dynamic statistics surveys by the Ministry of Economy, Trade and Industry.
- a rigid printed wiring board is an electronic circuit that incorporates various electronic components, and is usually called a main board that has only one board per device.
- module boards are BGA (Ball Grid Array), CSP (Chip Size Package) boards and MCM (Multi-Chip Module) on which a large number of chips are arranged. ) Substrate and so on, also called sub-substrate.
- solder bumps are formed by solder bumps.
- solder bumps are formed in advance on the electrodes of the module board, and when mounting on the printed board, the module board is placed on the soldered part of the rigid printed wiring board and a heating device such as a reflow furnace When heated in this way, the solder bumps formed on the module board and the solder printed on the rigid printed wiring board are melted and fused, and between the module board and the soldered part of the rigid printed wiring board. Soldering to become conductive.
- solder paste or solder paste As a method of forming solder bumps on a module substrate such as BGA, it is common to use solder paste or solder paste.
- the conventional bump forming solder alloy is a Pb-Sn solder alloy, and the Pb-Sn solder alloy is often used in the solder balls or solder pastes for the solder bumps of the BGA and the wafer as described above. It had been.
- This Pb-Sn solder alloy is excellent in solderability, so when soldering work and printed circuit board, it is possible to perform soldering with excellent reliability that there is little occurrence of soldering failure. is there.
- Lead-free solder is composed of Sn as a main component and Ag, Bi, Cu, Sb, In, Ni, Zn or the like added as appropriate.
- Sn_Bi is brittle, so lead parts that are not only easily broken when an impact is applied to the soldered part, but also have a force S that can cause lift-off when a small amount of Pb enters from the solder.
- Sn-Zn is a base metal for Zn, when it is used as a solder paste, it changes with time and printing application becomes impossible, and after soldering, electrical corrosion occurs between the soldered parts. There are problems that can occur. Therefore, Sn-Ag is superior to other binary lead-free solders in terms of mechanical properties and melting point as a Sn-based lead-free solder. Ag-Cu is often used.
- solder alloy powder such as Sn-Ag-Cu alloy powder and solder paste is printed on the mounting substrate, and Sn-Ag- The process is generally soldered by mounting electronic components with Cu-based solder alloy bumps and melting them by heating.
- solder bump and solder paste of the module substrate such as CSP 'BGA or the lead component and the solder paste are fused even if the solder alloy is mounted at a temperature sufficiently exceeding the melting point of the solder alloy.
- the phenomenon of poor fusion that causes poor conduction is becoming a problem. Needless to say, it leads to failure of continuity, leading to failure to fulfill its functions as an electronic product, and in some cases, it may lead to market claims.
- Soldering between the module board and the rigid printed wiring board is less warped with the rigid printed wiring board, different from soldering with the chip components, and both the module board and the rigid printed wiring board are greatly warped by reflow heating. It is characteristic that it occurs. This phenomenon has been confirmed even before component electrodes have become lead-free, but since many occurrences have been confirmed when component electrodes are lead-free, countermeasures with lead-free solder electrodes, which will become the mainstream in the future, are urgently needed. It was.
- the fusion failure phenomenon is mainly caused by the influence of corrosion on the solder bump surface of the module substrate such as BGA, and the warpage of the substrate and parts.
- a strong oxide film is formed on the bump surface.
- the flux in the solder paste printed on the rigid printed wiring board by the surface mounting method that plays the role of cleaning the surface oxide film.
- the surface oxide film is strong and the surface is difficult to reduce as described above, the printed solder paste and the solder bumps of the component will be separated if the board or component warps during heat mounting.
- the occurrence rate is said to be ppm level in the field report, but when it is exposed to high temperature and high humidity that corrodes the ball surface experimentally, it rises to a level of 50-70%. It has been confirmed.
- the solder bump of the module board is applied to the solder bump of the module board before soldering the module board by applying a solder flux after applying a post flux to the solder bump before mounting the module board. Is the method.
- the soldering method of the present invention has been developed as a method that can be easily implemented with high reliability at low cost.
- soldering method of the present invention By using the soldering method of the present invention, the solder bump and the solder paste of the module substrate such as CSP 'BGA, or the lead component and the solder paste are not fused, resulting in poor fusion.
- the ability to obtain a highly reliable soldered part without waking up S is positive.
- the post-flux used in the present invention is mainly composed of a rosin resin.
- Post flux includes inorganic fluxes composed of metal halide salts and water-soluble fluxes that use water-soluble resins, but these dissociate in the presence of water and cause corrosion on electronic components and substrates.
- rosin-based flux used in the present invention rosin has an effect of blocking water from corrosive substances, and therefore does not cause corrosion even in the presence of water such as high temperature and humidification. This is effective when the surface condition of the solder bumps on the module board becomes more severe.
- the post-flux of the present invention is intended for the activation effect on the solder bump, It is desirable to include activators such as hydrohalides and organic acids as required. In addition, since it is necessary to uniformly apply to the solder bumps, a timely solvent is added according to the working environment.
- flux is classified into preflux used for protecting printed circuit boards before soldering and postflux used for soldering printed circuit boards depending on the purpose of use.
- This preflux is applied to prevent the deterioration of the surface of the bonding member Cu electrode, and does not affect the removal of the oxide film on the bonding member during the soldering process. There is no reducing action.
- preflux is intended to protect the surface of the substrate, such as preventing oxidation, so it does not contain activators such as halogen hydrohalates or organic acids.
- activators such as halogen hydrohalates or organic acids.
- solder bumps with solder have an anti-oxidation effect on the surface, so it is unlikely that preflux will be used on solder contacts.
- the effect of the flux applied to the solder bump is intended to remove the solder bump surface oxide film by the reducing action, and is different from the effect of the preflux that acts as a fender.
- solder bumps on the module substrate After forming solder bumps on the module substrate (CSP substrate), a high temperature and high humidity condition of 85 ° C and 85% RH is applied at the storage stage to produce a sample that is prone to poor fusion. For some of these parts, apply flux to the solder bumps before mounting and dry with hot air.
- This module board is mounted on a mounting board printed with solder paste with a mounting machine and heated and melted in a reflow furnace. Detailed test methods are shown below. Table 1 shows the test results.
- Flux is printed on a CSP substrate with a size of 8 x 8mm and 96 electrodes, and a solder ball with a diameter of 0.3mm is placed.
- Oxide film thickness Average value of oxide film under each condition measured using X-ray photoelectron analyzer (XPS)
- 4.Fusion failure rate The number of fusion failures is divided by the total number of measurement samples and displayed as a percentage.
- Fig. 1 shows a case where the module substrate is oxidized under the storage conditions of 85 ° C, 85% RH and 72 hours of Example 3 and then post-flux treatment is performed, and no fusion failure occurs.
- Fig. 2 shows the occurrence of poor fusion without post-flux treatment after oxidizing the module substrate under the storage conditions of Comparative Example 4 at 85 ° C, 85% RH and 72 hours.
- FIG. 1 Example 3 in which no poor fusion occurred.
- the method for suppressing fusion failure by resin-based flux application according to the present invention is the lead of LGA (Land Grid Array), SOP (Small Outline Package), QFP (Quad Flat Package), etc., regardless of leadless parts. It is possible to deal with poor fusion of attached parts.
- the resin flux can be applied by applying a solder paste mixed with paste flux or solder alloy powder.
- a method of applying the flux to the bump surface in advance with a spray or brush, or in the case of a paste, transferring and applying the flux is an appropriate amount of flux application method. good.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Wire Bonding (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007521288A JPWO2006134891A1 (ja) | 2005-06-16 | 2006-06-13 | モジュール基板のはんだ付け方法 |
US11/922,247 US20090301760A1 (en) | 2005-06-16 | 2006-06-13 | Method of Soldering a Module Board |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005-175969 | 2005-06-16 | ||
JP2005175969 | 2005-06-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006134891A1 true WO2006134891A1 (ja) | 2006-12-21 |
Family
ID=37532253
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2006/311790 WO2006134891A1 (ja) | 2005-06-16 | 2006-06-13 | モジュール基板のはんだ付け方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20090301760A1 (ja) |
JP (1) | JPWO2006134891A1 (ja) |
CN (1) | CN101194541A (ja) |
WO (1) | WO2006134891A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012133598A1 (ja) | 2011-03-28 | 2012-10-04 | 千住金属工業株式会社 | 鉛フリーはんだボール |
JP2013214704A (ja) * | 2012-03-06 | 2013-10-17 | Mitsubishi Materials Corp | はんだバンプの製造方法 |
WO2014002283A1 (ja) | 2012-06-30 | 2014-01-03 | 千住金属工業株式会社 | 鉛フリーはんだボール |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101409048B1 (ko) * | 2007-02-16 | 2014-06-18 | 스미토모 베이클리트 컴퍼니 리미티드 | 회로 기판의 제조 방법, 반도체 제조 장치, 회로 기판 및 반도체 장치 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001284787A (ja) * | 2001-01-25 | 2001-10-12 | Matsushita Electric Ind Co Ltd | 半田ボールの搭載用フラックス |
JP2004221617A (ja) * | 2001-10-01 | 2004-08-05 | Matsushita Electric Ind Co Ltd | 半導体装置の実装方法 |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6471115B1 (en) * | 1990-02-19 | 2002-10-29 | Hitachi, Ltd. | Process for manufacturing electronic circuit devices |
JP2916086B2 (ja) * | 1994-10-28 | 1999-07-05 | 株式会社日立製作所 | 電子部品の実装方法 |
JP3787857B2 (ja) * | 1995-03-10 | 2006-06-21 | タムラ化研株式会社 | 回路基板はんだ付け用フラックス及び回路基板 |
JP3498427B2 (ja) * | 1995-06-19 | 2004-02-16 | ソニー株式会社 | 成形はんだ用フラックス |
US6121689A (en) * | 1997-07-21 | 2000-09-19 | Miguel Albert Capote | Semiconductor flip-chip package and method for the fabrication thereof |
JP3848723B2 (ja) * | 1997-03-31 | 2006-11-22 | 株式会社日立製作所 | 半導体装置の実装構造体及びその検査方法 |
US6265776B1 (en) * | 1998-04-27 | 2001-07-24 | Fry's Metals, Inc. | Flip chip with integrated flux and underfill |
US6399426B1 (en) * | 1998-07-21 | 2002-06-04 | Miguel Albert Capote | Semiconductor flip-chip package and method for the fabrication thereof |
JP2000077841A (ja) * | 1998-08-31 | 2000-03-14 | Matsushita Electric Ind Co Ltd | 半田付け方法 |
KR100398716B1 (ko) * | 2000-06-12 | 2003-09-19 | 가부시키가이샤 히타치세이사쿠쇼 | 반도체 모듈 및 반도체 장치를 접속한 회로 기판 |
US6713318B2 (en) * | 2001-03-28 | 2004-03-30 | Intel Corporation | Flip chip interconnection using no-clean flux |
JP4659262B2 (ja) * | 2001-05-01 | 2011-03-30 | 富士通セミコンダクター株式会社 | 電子部品の実装方法及びペースト材料 |
US7296727B2 (en) * | 2001-06-27 | 2007-11-20 | Matsushita Electric Industrial Co., Ltd. | Apparatus and method for mounting electronic components |
JP4314760B2 (ja) * | 2001-08-24 | 2009-08-19 | 住友ベークライト株式会社 | 感光性フラックス、並びに、これを用いた半田接合部、フリップチップ、半導体パッケージ、及び、プリント配線板、並びに、半導体装置の製造方法 |
JP2003338682A (ja) * | 2002-01-11 | 2003-11-28 | Nec Infrontia Corp | はんだ付け方法及びはんだ接合体 |
US6821878B2 (en) * | 2003-02-27 | 2004-11-23 | Freescale Semiconductor, Inc. | Area-array device assembly with pre-applied underfill layers on printed wiring board |
US6774497B1 (en) * | 2003-03-28 | 2004-08-10 | Freescale Semiconductor, Inc. | Flip-chip assembly with thin underfill and thick solder mask |
US6864116B1 (en) * | 2003-10-01 | 2005-03-08 | Optopac, Inc. | Electronic package of photo-sensing semiconductor devices, and the fabrication and assembly thereof |
JP4243177B2 (ja) * | 2003-12-22 | 2009-03-25 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
JP4633630B2 (ja) * | 2004-01-29 | 2011-02-16 | パナソニック株式会社 | 半田付用のフラックスおよび半田付方法 |
KR100642746B1 (ko) * | 2004-02-06 | 2006-11-10 | 삼성전자주식회사 | 멀티 스택 패키지의 제조방법 |
JP4200325B2 (ja) * | 2004-11-04 | 2008-12-24 | パナソニック株式会社 | 半田接合用ペーストおよび半田接合方法 |
JP4799997B2 (ja) * | 2005-10-25 | 2011-10-26 | 富士通株式会社 | 電子機器用プリント板の製造方法およびこれを用いた電子機器 |
JP4720608B2 (ja) * | 2006-05-10 | 2011-07-13 | パナソニック株式会社 | 部品実装装置および部品実装方法 |
DE112007002115T5 (de) * | 2006-09-11 | 2009-07-23 | Panasonic Corporation | Vorrichtung zum Aufsetzen elektronischer Bauteile und Verfahren zum Montieren elektronischer Bauteile |
-
2006
- 2006-06-13 JP JP2007521288A patent/JPWO2006134891A1/ja active Pending
- 2006-06-13 WO PCT/JP2006/311790 patent/WO2006134891A1/ja active Application Filing
- 2006-06-13 CN CNA200680020910XA patent/CN101194541A/zh active Pending
- 2006-06-13 US US11/922,247 patent/US20090301760A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001284787A (ja) * | 2001-01-25 | 2001-10-12 | Matsushita Electric Ind Co Ltd | 半田ボールの搭載用フラックス |
JP2004221617A (ja) * | 2001-10-01 | 2004-08-05 | Matsushita Electric Ind Co Ltd | 半導体装置の実装方法 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2012133598A1 (ja) | 2011-03-28 | 2012-10-04 | 千住金属工業株式会社 | 鉛フリーはんだボール |
KR20160104086A (ko) | 2011-03-28 | 2016-09-02 | 센주긴조쿠고교 가부시키가이샤 | 납 프리 땜납 볼 |
US9527167B2 (en) | 2011-03-28 | 2016-12-27 | Senju Metal Industry Co., Ltd. | Lead-free solder ball |
US9700963B2 (en) | 2011-03-28 | 2017-07-11 | Senju Metal Industry Co., Ltd. | Lead-free solder ball |
JP2013214704A (ja) * | 2012-03-06 | 2013-10-17 | Mitsubishi Materials Corp | はんだバンプの製造方法 |
WO2014002283A1 (ja) | 2012-06-30 | 2014-01-03 | 千住金属工業株式会社 | 鉛フリーはんだボール |
US9780055B2 (en) | 2012-06-30 | 2017-10-03 | Senju Metal Industry Co., Ltd. | Lead-free solder ball |
Also Published As
Publication number | Publication date |
---|---|
JPWO2006134891A1 (ja) | 2009-01-08 |
US20090301760A1 (en) | 2009-12-10 |
CN101194541A (zh) | 2008-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI392750B (zh) | Lead-free solder alloy | |
US20190088611A1 (en) | "Lead-Free Solder Ball" | |
JP5422826B2 (ja) | 鉛フリーはんだ接続構造体およびはんだボール | |
JPWO2005072906A1 (ja) | 半田付用のフラックスおよび半田付方法 | |
JP5724411B2 (ja) | はんだ、はんだ付け方法及び半導体装置 | |
JP2004141910A (ja) | 鉛フリーはんだ合金 | |
WO2006011204A1 (ja) | 鉛フリーはんだ合金 | |
US7101782B2 (en) | Method of making a circuitized substrate | |
JP4211828B2 (ja) | 実装構造体 | |
US7029542B2 (en) | Lead-free solder alloy | |
WO2006134891A1 (ja) | モジュール基板のはんだ付け方法 | |
TWI540015B (zh) | Lead free solder ball | |
JP2019126827A (ja) | 鉛フリーはんだ合金 | |
JP4027534B2 (ja) | 電子部品の実装方法 | |
JP2000101014A (ja) | 半導体装置 | |
JP3852377B2 (ja) | 鉛フリーはんだ合金 | |
US20240363571A1 (en) | Lead-Free Solder Ball | |
JP2004058085A (ja) | 鉛フリーはんだ合金 | |
JP2004214468A (ja) | リードレス部品および鉛フリーはんだ | |
JP2000068410A (ja) | Pbに代わる接合材料で接合端子部にバンプメッキを施した BGA又は CSP等のICパッケ−ジ | |
KR20070039477A (ko) | 무연 땜납 합금 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200680020910.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2007521288 Country of ref document: JP Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 06757275 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11922247 Country of ref document: US |