Classifications

• • B—PERFORMING OPERATIONS; TRANSPORTING
  • B82—NANOTECHNOLOGY
  • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
  • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
  • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
  • H10D62/117—Shapes of semiconductor bodies
  • H10D62/118—Nanostructure semiconductor bodies
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
  • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
  • H10D62/117—Shapes of semiconductor bodies
  • H10D62/118—Nanostructure semiconductor bodies
  • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
  • H10D62/121—Nanowire, nanosheet or nanotube semiconductor bodies oriented parallel to substrates
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D8/00—Diodes
  • H10D8/70—Tunnel-effect diodes
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
  • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
  • H10K10/40—Organic transistors
  • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
  • H10K10/462—Insulated gate field-effect transistors [IGFETs]
  • H10K10/484—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions
  • H10K10/486—Insulated gate field-effect transistors [IGFETs] characterised by the channel regions the channel region comprising two or more active layers, e.g. forming pn heterojunctions
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
  • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
  • H10K85/20—Carbon compounds, e.g. carbon nanotubes or fullerenes
  • H10K85/221—Carbon nanotubes
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
  • H10K85/00—Organic materials used in the body or electrodes of devices covered by this subclass
  • H10K85/60—Organic compounds having low molecular weight
  • H10K85/615—Polycyclic condensed aromatic hydrocarbons, e.g. anthracene
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S977/00—Nanotechnology
  • Y10S977/70—Nanostructure
  • Y10S977/734—Fullerenes, i.e. graphene-based structures, such as nanohorns, nanococoons, nanoscrolls or fullerene-like structures, e.g. WS2 or MoS2 chalcogenide nanotubes, planar C3N4, etc.
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S977/00—Nanotechnology
  • Y10S977/70—Nanostructure
  • Y10S977/734—Fullerenes, i.e. graphene-based structures, such as nanohorns, nanococoons, nanoscrolls or fullerene-like structures, e.g. WS2 or MoS2 chalcogenide nanotubes, planar C3N4, etc.
  • Y10S977/742—Carbon nanotubes, CNTs
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S977/00—Nanotechnology
  • Y10S977/70—Nanostructure
  • Y10S977/734—Fullerenes, i.e. graphene-based structures, such as nanohorns, nanococoons, nanoscrolls or fullerene-like structures, e.g. WS2 or MoS2 chalcogenide nanotubes, planar C3N4, etc.
  • Y10S977/742—Carbon nanotubes, CNTs
  • Y10S977/745—Carbon nanotubes, CNTs having a modified surface
  • Y10S977/749—Modified with dissimilar atoms or molecules substituted for carbon atoms of the cnt, e.g. impurity doping or compositional substitution
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S977/00—Nanotechnology
  • Y10S977/70—Nanostructure
  • Y10S977/755—Nanosheet or quantum barrier/well, i.e. layer structure having one dimension or thickness of 100 nm or less
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S977/00—Nanotechnology
  • Y10S977/70—Nanostructure
  • Y10S977/813—Of specified inorganic semiconductor composition, e.g. periodic table group IV-VI compositions
  • Y10S977/815—Group III-V based compounds, e.g. AlaGabIncNxPyAsz
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S977/00—Nanotechnology
  • Y10S977/84—Manufacture, treatment, or detection of nanostructure
  • Y10S977/849—Manufacture, treatment, or detection of nanostructure with scanning probe
  • Y10S977/855—Manufacture, treatment, or detection of nanostructure with scanning probe for manufacture of nanostructure
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10S977/00—Nanotechnology
  • Y10S977/902—Specified use of nanostructure
  • Y10S977/932—Specified use of nanostructure for electronic or optoelectronic application
  • Y10S977/936—Specified use of nanostructure for electronic or optoelectronic application in a transistor or 3-terminal device
  • Y10S977/938—Field effect transistors, FETS, with nanowire- or nanotube-channel region

Definitions

• the present invention generally relates to methods of fabricating devices on semiconductor substrates. More specifically, the present invention relates to a method of fabricating a tunneling nanotube field effect transistor on a semiconductor substrate.
• Microelectronic devices are generally fabricated on semiconductor substrates as integrated circuits.
• a complementary metal-oxide-semiconductor (CMOS) field effect transistor is one of the core elements of the integrated circuits.
• CMOS transistors are continuously reduced, or scaled down, to obtain ever-higher performance and packaging density of the integrated circuits.
• the threshold voltage Vt h i.e., voltage that is necessary to turn a transistor ON is reduced in such transistors.
• Switching characteristics of a CMOS transistor may be described by a parameter known in the art as an inverse sub-threshold slope that measures the gate voltage required to change the current through the device by one order of magnitude.
• the inverse sub-threshold slope is about 60 mV/decade and for decreasing threshold voltages V ⁇ the difference between output currents in the ON and OFF state of the transistor decreases. Too small ON/OFF current ratios prevent proper operation of digital circuits that comprise such transistors and are considered one of the major challenges in ultimately scaled devices.
• the present invention discloses a method of fabricating a tunneling nanotube field effect transistor.
• the method comprises forming in a nanotube (or nanowire, i.e., nanotube without axial opening) an n- doped region and a p-doped region that are separated by an undoped channel region of the transistor. Electrical contacts are provided for the doped regions and a gate electrode that is formed upon a gate dielectric layer is deposited on the channel region of the transistor.
• Another aspect of the invention is a tunneling nanotube field effect transistor fabricated using the inventive method.
• a transistor may be utilized as an n-type transistor device or a p-type transistor device.
• FIG. 1 depicts a flow diagram of a method for fabricating a tunneling nanotube field effect transistor in accordance with one embodiment of the present invention
• FIG. 2 depicts a schematic diagram of an exemplary tunneling nanotube field effect transistor fabricated using the method of FIG. 1 ;
• FIG. 3 depicts an exemplary circuit configuration for using the transistor of FIG. 2 as a p-type transistor device
• FIG. 4 depicts an exemplary circuit configuration for using the transistor of FIG. 2 as an n-type transistor device
• FIG. 5 depicts exemplary graphs illustrating profiles of conduction and valence bands in a nanotube material of the transistor of FIG. 2; and [0013] FIGS. 6-8 depict exemplary graphs illustrating characteristics of the transistor of FIG. 2.
• the present invention is a method of fabricating a tunneling nanotube field effect transistor using selective doping portions of a nanotube.
• nanotube is interchangeably used for both a nanotube and a nanowire (i.e., nanotube without axial opening).
• the method may be used in fabrication of ultra-large-scale integrated (ULSI) circuits and devices.
• ULSI ultra-large-scale integrated
• FIG. 1 depicts a flow diagram for one embodiment of the inventive method of fabricating a tunneling nanotube field effect transistor as a method 100.
• the method 100 includes processing steps that are performed upon a substrate where at least one tunneling nanotube field effect transistor is being fabricating. In one illustrative embodiment, such processing steps are sequentially performed in the depicted order. In alternate embodiments, at least two processing steps may be performed contemporaneously or in a different order.
• Conventional sub-processes such as application and removal of lithographic masks or sacrificial and protective layers, cleaning processes, and the like, are well known in the art and are not shown in FIG. 1.
• FIG. 2 depicts a schematic diagram of an exemplary tunneling nanotube field effect transistor 200 fabricated using the method of FIG. 1.
• the images in FIG. 2 are not depicted to scale and are simplified for illustrative purposes. To best understand the invention, the reader should simultaneously refer to FIG. 1 and FIG. 2.
• the method 100 starts at step 101 and proceeds to step 102.
• a nanotube 202 having semiconducting properties is formed on a substrate (not shown), such as a silicon (Si) or glass wafer, and the like.
• a substrate such as a silicon (Si) or glass wafer, and the like.
• charge carriers i.e., electrons and holes
• m 0 is the free electron mass
• Methods suitable for forming such nanotubes are disclosed, e.g., in commonly assigned United States patent applications serial No. 10/102,365 filed March 20, 2002, which is herein incorporated by reference.
• the nanotube 202 is a carbon (C) nanotube having an outer diameter 214 of not greater than about 5 nm (preferably, from about 1 to 3 nm or less) and a length 216 of about 25 to 1000 nm.
• semiconducting nanotubes from other materials e.g., silicon or compound semiconductors, such as gallium arsenide (GaAs), indium phosphate (InP), indium gallium arsenide (InGaAs), and the like
• GaAs gallium arsenide
• InP indium phosphate
• InGaAs indium gallium arsenide
• a gate dielectric layer 204 is formed over a central region 222 of the nanotube 202.
• the region 222 may have a length 218 in a range from 5 to 200 nm and represents an intrinsic channel region of the transistor 200 being fabricated.
• the gate dielectric layer 204 comprises silicon dioxide (SiO 2 ) and formed to a thickness of about 1 to 5 nm.
• the gate dielectric layer 204 may be formed from a high dielectric constant (high-k) material, such as aluminum oxide (AI 2 O 3 ), hafnium dioxide (HfO 2 ), and the like.
• high-k high dielectric constant
• the gate dielectric layer 204 is formed over the entire channel region 222 and wraps the nanotube 202.
• a gate electrode 206 is formed upon the gate dielectric layer 204.
• the gate electrode 206 generally has a thickness from 5 to 50 nm and may comprise at least one of a metal, metal alloy, or a conductive compound. Suitable materials for the gate electrode 206 have high electrical conductivity, as well as compatible with materials of the gate dielectric layer 204 and materials used in electrical wiring (e.g., copper (Cu) wiring) interconnecting the transistor 200 being fabricated to external integrated circuits and devices (discussed below in reference to FIGS. 3-4).
• the gate electrode 206 is formed from titanium (Ti).
• the gate dielectric layer 204 and gate electrode 206 may be formed using conventional vacuum deposition techniques, such as atomic layer deposition (ALD), physical vapor deposition (PVD), chemical vapor deposition (CVD), plasma enhanced CVD (PECVD), evaporation, and the like.
• ALD atomic layer deposition
• PVD physical vapor deposition
• CVD chemical vapor deposition
• PECVD plasma enhanced CVD
• evaporation evaporation, and the like.
• a first drain/source region 220 is formed in the nanotube 202 adjacent to the channel region 222 by selectively doping the region 220 using at least one n-type dopant.
• a length 230 of the first drain/source region 220 is about 10 to 400 nm.
• the first drain/source region 220 extends from the channel region 222 to a first end 234 of the nanotube 202.
• a distal portion 236 of the nanotube 202 may be not doped.
• Suitable n-type dopants include electron donors, such as potassium (K), sodium (Na), molecules of polyethylenimine which is a polymer and in that sense a long chain of molecules, and the like. While segment 220 of the nanotube is being n-doped, other portions of the nanotube can be protected e.g., through the use of a resist layer, a masking layer or alike to prevent doping of other regions of the nanotube.
• a second drain/source region 224 is formed in the nanotube 202 adjacent to the channel region 222 by selectively doping the region 224 using at least one p-type dopant.
• a length 232 of the second drain/source region 224 is about 10 to 400 nm.
• the second drain/source region 224 extends from the channel region 222 to a second end 238 of the nanotube 202.
• a distal portion 240 of the nanotube 202 may be not doped.
• Suitable p-type dopants include hole donors, such as chlorine (Cl 2 ), bromine (Br 2 ), and the like.
• Selective doping of the first drain/source region 220 and second drain/source region 224 may be performed using a metal/molecule deposition process.
• the dopants generally are materials with a different electron or hole affinity.
• the nanotube 202 may be doped, in the regions 220 and 224, using a charge transfer from the respective dopant to the nanotube.
• electrical contacts 208, 210, and 212 are formed upon the first drain/source region 220, gate electrode 206, and second drain/source region 224, respectively.
• the contacts 208, 210, and 212 are used as terminals for connecting the transistor 200 to external integrated circuits and devices.
• the gate electrode 206 may be used as a contact, and, as such, the contact 210 is optional.
• the contacts 208, 210, and 212 may be formed from at least one conductive material (e.g., a metal, an alloy of the metal, or a conductive compound) that is compatible with respective underlying and overlying material layers.
• the contacts 208 and 212 are formed from aluminum (Al) and palladium (Pd), respectively, and the contact 210 is formed from titanium (Ti).
• step 112 fabrication of the tunneling nanotube field effect transistor 200 is completed.
• step 114 the method 100 ends.
• the tunneling nanotube field effect transistor 200 may be used as either an n-type transistor device or a p-type transistor device.
• FIG. 3 depicts an exemplary circuit configuration 300 for using the transistor 200 as the p-type transistor device.
• the circuit configuration 300 comprises the transistor 200, a source 302 of a ground, or common, potential (i.e., ground terminal) coupled to the contact 208, a source 304 of a drain voltage V dS coupled to the contact 212, and a source 306 of a gate voltage V gs coupled to the contact 210.
• the sources 304 and 306 apply controlled positive potentials (i.e., negative voltages) to the contacts 212 and 210, respectively, while the voltages Vd S and V gs are equal to or less (i.e., negative voltages) than the ground potential.
• FIG. 4 depicts an exemplary circuit configuration 400 for using the transistor 200 as the n-type transistor device.
• the circuit configuration 400 comprises the transistor 200, a source 302 of the ground potential coupled to the contact 212, a source 404 of the drain voltage V dS coupled to the contact 208, and a source 406 of the gate voltage V gs coupled to the contact 210.
• the sources 404 and 406 apply controlled negative potentials (i.e. positive voltages) to the contacts 208 and 210, respectively, while the voltages V d s and V gs are equal to or greater (i.e., positive voltages) than the ground potential.
• FIG. 5 depicts a series of exemplary graphs illustrating dependence of profiles of conduction and valence bands (y-axis 502) in the carbon nanotube material (x-axis 504) of the transistor 200 from a distance along the carbon nanotube 202.
• the transistor 200 comprises the first and second drain/source regions 220 and 224 having the respective lengths 230 and 232 of about 10 nm and the channel region 222 having the length 218 of about 30 nm.
• Effective quantum mechanical tunneling of charge carriers in the transistor 200 i.e. flow of charge carriers through the transistor
• a lower boundary 508 of the conduction band in the first drain/source region 220 is located below an upper boundary 510 of the valence band in the channel region 222 of the transistor, thus forming a potential, or vertical, gap 512 between the conduction and valence bands.
• FIG. 6 depicts a series of exemplary graphs illustrating dependence of an output current l d (y-axis 602) from the gate voltage V gs (x-axis 604) of the exemplary p-type transistor 200 having a thickness t ox of the SiO 2 gate dielectric layer 204 in a range from 3 to 30 nm. These graphs may be used to calculate an inverse sub-threshold slope S ⁇ dV gs /dlog(l d ) of the transistor 200.
• the inverse sub-threshold slope S is a measure of the switching characteristic of a transistor and determines a difference in the gate voltage V gs that causes an order of magnitude (i.e., decade) change of the output current I d of the transistor.
• the inverse sub-threshold slope S is about 16 mV/decade for the output currents I d in a range between 0.1 pA and 0.1 nA and about 27 mV/decade for the output currents in a range from 1 pA to 1 nA, respectively.
• the transistor 200 significantly outperforms conventional complimentary metal-oxide-semiconductor (CMOS) field effect transistors having the inverse sub-threshold slope S ⁇ 60 mV/decade, while operating at the same gate voltages V gs as the CMOS transistors.
• CMOS complimentary metal-oxide-semiconductor
• characteristics of the transistor 200 remain unchanged and do not show a drain induced barrier lowering-like (DIBL-like) effect at the negative gate voltages V gs .
• DIBL-like drain induced barrier lowering-like
• FIG. 8 depicts a series of exemplary graphs illustrating output characteristics of the exemplary p-type transistor 200 of FIG. 2. More specifically, the graphs in FIG. 8 show dependence of the output current I d (y- axis 802) from the drain voltage V dS (x-axis 804) at the gate voltages V gs in a range from -0.4 to -OJV.
• the transistor 200 has output characteristics with a linear region 806 at small drain voltages V ds and a saturation region 808 at large drain voltages.
• the inventive tunneling nanotube field effect transistors have a favorable combination of characteristics for use in the integrated circuits: small footprint and minimal power consumption in combination with the low inverse subthreshold slope S that, in a broad range of drain voltages, is independent from drain voltage, as well as attainable at low threshold voltage and low gate and drain voltages. Furthermore, the tunneling nanotube field effect transistors have output characteristics that are compatible with ones of the CMOS transistors and, as such, may be used in integrated circuits together with the CMOS transistors or as a replacement for the CMOS transistors.

Landscapes

• Engineering & Computer Science (AREA)
• Chemical & Material Sciences (AREA)
• Nanotechnology (AREA)
• Physics & Mathematics (AREA)
• Mathematical Physics (AREA)
• Theoretical Computer Science (AREA)
• Crystallography & Structural Chemistry (AREA)
• Thin Film Transistor (AREA)
• Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Priority Applications (3)

Applications Claiming Priority (2)

Publications (2)

Family

ID=35459605

Family Applications (1)

Country Status (6)

Cited By (6)

Families Citing this family (49)

Citations (3)

Family Cites Families (15)

• 2004
  • 2004-05-25 US US10/852,891 patent/US7180107B2/en not_active Expired - Lifetime
• 2005
  • 2005-05-20 TW TW094116452A patent/TWI339852B/zh not_active IP Right Cessation
  • 2005-05-24 CN CN2005800165130A patent/CN101065811B/zh not_active Expired - Lifetime
  • 2005-05-24 JP JP2007515262A patent/JP5263755B2/ja not_active Expired - Fee Related
  • 2005-05-24 EP EP05856753.8A patent/EP1754262B1/en not_active Expired - Lifetime
  • 2005-05-24 WO PCT/US2005/018201 patent/WO2006073477A2/en not_active Ceased

Patent Citations (3)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events