Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
  • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
  • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
  • H01L21/0274—Photolithographic processes
  • H01L21/0276—Photolithographic processes using an anti-reflective coating
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
  • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
  • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
  • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
  • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
  • H01L21/3065—Plasma etching; Reactive-ion etching
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
  • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
  • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
  • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
  • H01L21/3105—After-treatment
  • H01L21/311—Etching the insulating layers by chemical or physical means
  • H01L21/31105—Etching inorganic layers
  • H01L21/31111—Etching inorganic layers by chemical means
  • H01L21/31116—Etching inorganic layers by chemical means by dry-etching

Definitions

• the present invention relates to the use of a photoresist mask in semiconductor device production. More particularly, the present invention relates to etching through a photoresist mask during the production of a semiconductor device.
• a photoresist (PR) material may be deposited on the wafer and then is exposed to light filtered by a reticle.
• the reticle is generally a glass plate that is patterned with exemplary feature geometries that block light from propagating through the reticle.
• the light After passing through the reticle, the light contacts the surface of the photoresist material.
• the light changes the chemical composition of the photoresist material such that a developer can remove a portion of the photoresist material, hi the case of positive photoresist materials, the exposed regions are removed, and in the case of negative photoresist materials, the unexposed regions are removed.
• the wafer is etched to remove the underlying material from the areas that are no longer protected by the photoresist material, and thereby produce the desired features in the wafer.
• a method for etching a feature in an etch layer through a photoresist mask over a substrate is provided.
• a substrate with an etch layer disposed below a photoresist mask is placed in a process chamber.
• the photoresist mask is conditioned, wherein the conditioning comprises providing a conditioning gas comprising a hydrogen containing gas with a flow rate and at least one of a fluorocarbon and a hydrofluorocarbon with a flow rate to the process chamber; and energizing the conditioning gas to form the conditioning plasma.
• the conditioning plasma is stepped.
• An etch plasma is provided to the process chamber, wherein the etch plasma is different than the conditioning plasma.
• a feature is etched in the etch layer with the etch plasma.
• a method for etching a feature in an etch layer through an antireflective coating and a photoresist mask over a substrate is provided.
• a substrate with an etch layer disposed below an antireflective coating and a photoresist mask is placed in a process chamber.
• the antireflective coating is opened, comprising providing a conditioning gas comprising a hydrogen containing gas with a flow rate and at least one of a fluorocarbon and a hydrofluorocarbon with a flow rate to the process chamber, and energizing the conditioning gas to form the conditioning plasma.
• the conditioning plasma is stopped after the antireflective coating is opened.
• An etch plasma is provided to the process chamber, wherein the etch plasma is different than the conditioning plasma.
• a feature is etched in the etch layer with the etch plasma through the antireflective coating and photoresist mask.
• FIG. 1 is a high level flow chart of an embodiment of the invention.
• FIG.'s 2A to 2C are cross-sectional schematic view of a substrate, which is processed according to the invention.
• FIG. 3 is a schematic view of a process chamber that may be used in the preferred embodiment of the invention.
• FIG. 4 is a more detailed flow chart of an embodiment of the mask conditioning with a hydrogen ramp.
• FIG. 5 is a graph of the flow rate of H 2 in the conditioning gas versus time during the conditioning process.
• FIG. 6 is a graph of final top CD-tuned reduction from using the inventive ramping treatment by changing the initial flow of the ramp.
• FIG. 7 is a graph of different ramp schemes for the flow rate of H 2 .
• FIG.' s 8 A and 8B illustrate a computer system, which is suitable for implementing a controller used in embodiments of the present invention.
• FIG. 9 is a graph of a discrete and discontinuous step function ramp.
• FIG. 1 is a high level flow chart of an embodiment of the invention.
• a substrate with an etch layer and a mask is provided to a process chamber (step 104).
• FIG 2A is a cross-sectional schematic view of a substrate 204, which may be part of a wafer or a layer over a wafer.
• An etch layer 208 is formed over the substrate 204. Although the etch layer 208 is shown to be on the substrate 204, in other embodiments one or more layers may be between the etch layer 208 and the substrate 204.
• a mask 212 is formed over the etch layer 208.
• a BARC (bottom anti-reflective coating) 210 is placed between the etch layer 208 and the mask 212.
• the etch layer 208 is a single layer. Preferably the single layer is uniform through out the thickness of the single layer forming the etch layer.
• FIG. 3 is a schematic view of a process chamber 300 that may be used in the preferred embodiment of the invention.
• the plasma processing chamber 300 is a 200 mm 2300 Exelan made by Lam® Research Corp. of Fremont, California, which comprises confinement rings 302, an upper electrode 304, a lower electrode 308, a gas source 310, and an exhaust pump 320.
• the gas source 310 may comprise a first gas source 312, a second gas source 314, and a third gas source 316.
• the substrate wafer 204, over which the etch layer is deposited is positioned upon the lower electrode 308.
• the lower electrode 308 incorporates a suitable substrate chucking mechanism (e.g., electrostatic, mechanical clamping, or the like) for holding the substrate wafer 204.
• the reactor top 328 incorporates the upper electrode 304 disposed immediately opposite the lower electrode 308.
• the upper electrode 304, lower electrode 308, and confinement rings 302 define the confined plasma volume 340. Gas is supplied to the confined plasma volume by gas source 310 through a gas inlet 343 and is exhausted from the confined plasma volume through the confinement rings 302 and an exhaust port by the exhaust pump 320.
• the exhaust pump 320 forms a gas outlet for the plasma processing chamber.
• the upper electrode 304 is grounded.
• a RF source 348 is electrically connected to the lower electrode 308.
• Chamber walls 352 define a plasma enclosure in which the confinement rings 302, the upper electrode 304, and the lower electrode 308 are disposed.
• the RF source 348 may comprise a 27 MHz power source and a 2 MHz power source. Different combinations of connecting RF power to the electrode are possible.
• a controller 335 is controllably connected to the RF source 348, the exhaust pump 320, the confinement rings 302, a first control valve 337 connected to the first gas source 312, a second control valve 339 connected to the second gas source 314, and a third control valve 341 connected to the third gas source 316.
• the gas inlet 343 provides gas from the gas sources 312, 314, 316 into the plasma processing enclosure.
• a showerhead may be connected to the gas inlet 343.
• the gas inlet 343 may be a single inlet for each gas source or a different inlet for each gas source or a plurality of inlets for each gas source or other possible combinations.
• Other embodiments of the invention may use other types of plasma process chambers, such as the 2300 Exelan made by Lam Research Inc.
• FIG. 'S 8 A and 8B illustrate a computer system 800, which is suitable for implementing a controller 335 used in embodiments of the present invention.
• FIG. 8 A shows one possible physical form of the computer system.
• the computer system may have many physical forms ranging from an integrated circuit, a printed circuit board, and a small handheld device up to a huge super computer.
• Computer system 800 includes a monitor 802, a display 804, a housing 806, a disk drive 808, a keyboard 810, and a mouse 812.
• Disk 814 is a computer-readable medium used to transfer data to and from computer system 800.
• FIG. 8B is an example of a block diagram for computer system 800.
• Attached to system bus 820 is a wide variety of subsystems.
• Processor(s) 822 also referred to as central processing units, or CPUs
• Memory 824 includes random access memory (RAM) and read-only memory (ROM).
• RAM random access memory
• ROM read-only memory
• RAM random access memory
• ROM read-only memory
• RAM random access memory
• ROM read-only memory
• a fixed disk 826 is also coupled bi-directionally to CPU 822; it provides additional data storage capacity and may also include any of the computer-readable media described below.
• Fixed disk 826 may be used to store programs, data, and the like and is typically a secondary storage medium (such as a hard disk) that is slower than primary storage. It will be appreciated that the information retained within fixed disk 826 may, in appropriate cases, be incorporated in standard fashion as virtual memory in memory 824.
• Removable disk 814 may take the form of any of the computer-readable media described below.
• CPU 822 is also coupled to a variety of input/output devices, such as display 804, keyboard 810, mouse 812, and speakers 830.
• an input/output device may be any of: video displays, track balls, mice, keyboards, microphones, touch-sensitive displays, transducer card readers, magnetic or paper tape readers, tablets, styluses, voice or handwriting recognizers, biometrics readers, or other computers.
• CPU 822 optionally may be coupled to another computer or telecommunications network using network interface 840. With such a network interface, it is contemplated that the CPU might receive information from the network, or might output information to the network in the course of performing the above-described method steps.
• embodiments of the present invention may execute solely upon CPU 822 or may execute over a network such as the Internet in conjunction with a remote CPU that shares a portion of the processing.
• embodiments of the present invention further relate to computer storage products with a computer-readable medium that have computer code thereon for performing various computer-implemented operations.
• the media and computer code may be those specially designed and constructed for the purposes of the present invention, or they may be of the kind well known and available to those having skill in the computer software arts.
• Examples of computer-readable media include, but are not limited to: magnetic media such as hard disks, floppy disks, and magnetic tape; optical media such as CD-ROMs and holographic devices; magneto- optical media such as floptical disks; and hardware devices that are specially configured to store and execute program code, such as application-specific integrated circuits (ASICs), programmable logic devices (PLDs) and ROM and RAM devices.
• Examples of computer code include machine code, such as produced by a compiler, and files containing higher level code that are executed by a computer using an interpreter.
• Computer readable media may also be computer code transmitted by a computer data signal embodied in a carrier wave and representing a sequence of instructions that are executable by a processor.
• FIG. 4 is a more detailed flow chart of an embodiment of the mask conditioning with an hydrogen ramp (step 108). This is done by providing a photoresist conditioning gas to the process chamber 300 (step 404).
• the photoresist conditioning gas comprises a hydrogen containing gas, such as H 2 , and at least one of a fluorocarbon and hydrofluorocarbon, which is in this example CF 4 .
• a diluent, such as argon, may be also added to the photoresist conditioning gas. Therefore, in this example, the first gas OfH 2 is provided from the first gas source 312 and a second gas of CF 4 is provided from the second gas source 314.
• the photoresist conditioning gas may then be transformed into the photoresist conditioning plasma (step 408).
• the photoresist conditioning plasma is formed in situ in the process chamber. In the process chamber 300 illustrated above, this would be done by providing RF power from the RF power source 348 to the lower electrode 308, which excites the conditioning gas to transform the conditioning gas to the conditioning plasma.
• the conditioning is optimized by ramping the conditioning gas. (step 412).
• the conditioning gas has a ratio of the flow rate of the hydrogen containing gas to the at least one of a fluorocarbon and hydrofluorocarbon gas.
• FIG. 5 is a graph of the flow rate of H 2 in the conditioning gas versus time during the conditioning process. As shown the graph of the flow rate of H 2 504 starts initially at t 0 with a flow rate of x and then is ramped down so that at t ⁇ the flow rate of H 2 goes to zero, as shown, so that the condition gas is only CF 4 .
• the ramping down the flow of the H 2 gas causes a ramping down of the concentration of H 2 in the conditioning gas.
• the photoresist conditioning plasma etches through exposed portions of the BARC 210, while leaving a hardened photoresist mask 212, that is more etch resistant.
• FIG. 2B is a cross-sectional schematic view of the substrate 204, the etch layer 208, the mask 212, and the BARC 210 after the photoresist conditioning, which opens the BARC 210. After the conditioning process is completed, it has been found that the CD of apertures in the photoresist mask has been reduced.
• the flow of H 2 may be held constant and the flow of CF 4 may be ramped up.
• the ratio of the flow of the hydrogen containing gas (H 2 ) to the flow of the hydro fluorocarbon or fluorocarbon (CF 4 ) is ramped down over time.
• the conditioning process forms a protective layer 214 over the photoresist 212, which causes the reduction of the CD in addition to hardening the photoresist mask. Since the thickness of the etch mask actually increases during the opening of the BARC 210, the invention provides a BARC open with a nearly infinite resist selectivity. Preferably, the conditioning provides at least 100:1 photoresist selectivity when opening the BARC. On the other hand, it may be possible that the presence of hydrogen in the conditioning plasma may cause a chemical reaction that hardens the etch mask instead of or in conjunction with the forming the protective layer. [0030] Features are then etched into the etch layer through the conditioned resist mask (step 112).
• the etch layer 208 is a silicon oxide dielectric.
• the conditioning hardens the photoresist mask, so that less photoresist is removed during the etch.
• the hardening may be either by forming a layer over the photoresist or by hardening the photoresist itself.
• FIG. 2C is a cross-sectional schematic view of the substrate 204, the etch layer 208, the mask 212, and the BARC 210 after the oxide etch is completed. [0031] By varying the initial or final H 2 flow rate or the ramping time or profile, the CD reduction may also be varied and controlled. FIG.
• top CD 6 is a graph of final top CD-tuned reduction from 0-25 nm using the H 2 ramping treatment by changing the initial flow of the ramp. As seen from the data points and curve 604, when no H 2 is provided, then the top CD is 130 nm. When the H 2 flow starts at between 40 and 90 seem and is linearly ramped down, the top CD is about 100 nm, which is a reduction of between 25-20 nm.
• FIG. 7 is a graph of different ramp schemes for the flow rate of H 2 .
• a linear ramp 708 is a ramp where the flow rate decreases linearly over time, as shown.
• a sub-linear ramp 712 is a ramp where the flow rate decreases over time in a sub-linear fashion, as shown.
• An example of this type of ramping is an exponential, quadratic, or hyperbolic function, but many other more complicated functions are also suitable.
• a super-linear ramp 704 is a ramp where the flow rate decreases over time in a super- linear fashion, as shown. All of the ramps in this graph are continuous ramps that can be approximated in practice either with software or with a series of discrete steps that mimic the ramp.
• FIG. 9 is a graph of a discrete and discontinuous step function ramp
• This discrete ramp 904 decreases flow over time in discrete steps.
• Dashed line 916 shows that the discrete ramp 904 provides a linear decrease of flow over time.
• seven discrete steps are shown.
• a step function ramp has at least three steps. More preferably, the step function ramp has at least five steps. More preferably, the step function ramp has at least seven steps. Most preferably, the step function ramp has as many steps as the software can reasonably provide, to most closely mimic a continuous ramp.
• the duration of the ramping time is defined from the end of the first step to the beginning of the last step. Under such a definition, the ramping is from time t ⁇ to t 2 , as shown.
• the steps may be individually manually entered or may be generated by a computer once endpoints are specified.
• computer readable media 814 has computer readable object code that instructs the controller 335 to provided the discrete or continuous ramping.
• the H 2 -ramp is an integral part of the treatment because it takes advantage of distinct behaviors of different H 2 to CF 4 ratios. Three regimes of behavior have been observed for CF 4 /H 2 mixtures.
• CF 4 -only plasmas etch photoresist, BARC, and oxide.
• a process that uses only CF 4 alone for a BARC open may remove up to half the photoresist mask. This causes an increase in the CD and used up the photoresist.
• H 2 to a CF 4 plasma will also etch, but with sufficient H 2 flow, the mixture produces a smooth deposition layer on the resist. This layer protects the resist, etches the BARC, but does not etch oxide and causes etch- stop. Finally, high H 2 additions are found to etch the photoresist but do not etch the BARC or oxide, similar to the etching behavior of H 2 -only plasmas, which also may ' increase the CD.
• the crossover flows between these three distinct regimes depends on the plasma power and the CF 4 flow. For example, at 200-400 W at 27 MHz with 60- 100 seem CF 4 , the crossover flows are ⁇ 7 and ⁇ 60 seem H 2 .
• the invention reduces resist loss by conditioning soft photoresist, such as 193 and 157 nm photoresist to be more etch resistant.
• the invention is able to reduce the CD of a feature by allowing a thinner resist mask, which provides higher resolution and by providing an oxide etch feature that has a smaller CD than the CD of the original masking pattern (in one embodiment by up to 30 nm (-25% reduction in CD).
• This CD reduction is significant, because as device features shrink to ⁇ 100 nm, CD control on the nanometer scale can be directly linked to device performance due to the increasingly strict CD tolerances, hi addition, the inventive process reduces striation. Striation can increase defects..
• the inventive ramp provides additional tuning parameters, such as initial flow rates, final flow rates, and ramp profiles to provide improved tuning to obtain various desired results.
• FIG. 1 Other embodiments of the invention would ramp a hydrogen containing component gas, such as CHF 3 , CH 2 F 2 , CH 3 F, CH 4 .
• a hydrogen containing component gas such as CHF 3 , CH 2 F 2 , CH 3 F, CH 4 .
• fluorocarbons and hydrofluorocarbons that may be used in other embodiments are CHF 3 , CH 2 F 2 , and CH3F.
• the conditioning gas to form a conditioning plasma comprises H 2 and CF 4 , wherein the initial flow ratio of H 2 to CF 4 is between 1:10 and 2:1. More preferable, the initial flow ratio of H 2 to CF 4 is between 1:8 and 3:2. Most preferable, the initial flow ratio of H 2 to CF 4 is between 1 :2 and 5:4. At the end of the ramp, preferably the final flow ratio of H 2 to CF 4 is between 0 and 1 :20.
• the initial flow rate of H 2 is between 10 to 150 seem. Most preferably, the initial flow rate of H 2 is between 15 to 100 seem.
• the flow rate of CF 4 is between 20 to 200 seem. More preferably, the flow rate of CF 4 is between 20 to 150 seem. Most preferably, the flow rate of CF 4 is between 30 to 120 seem.
• 50 to 900 Watts at about 27 MHz is provided during the conditioning process. More preferably, 100 to 800 Watts at about 27 MHz is provided during the conditioning process.
• 0-300 Watts at about 2 MHz is also provided.
• the inventive process is used to condition a photoresist etch mask overlying a dielectric layer.
• the dielectric layer may be organic or inorganic material, such as silicon oxide, silicon nitride, and organosilicate glass.
• BARC is completed with a single ramp, so that the ramp is not repeated, but only performed once before the dielectric etch is initiated.
• ARC antireflective coatings

Landscapes

• Engineering & Computer Science (AREA)
• Physics & Mathematics (AREA)
• Microelectronics & Electronic Packaging (AREA)
• General Physics & Mathematics (AREA)
• Manufacturing & Machinery (AREA)
• Computer Hardware Design (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• Power Engineering (AREA)
• Chemical & Material Sciences (AREA)
• Chemical Kinetics & Catalysis (AREA)
• General Chemical & Material Sciences (AREA)
• Inorganic Chemistry (AREA)
• Plasma & Fusion (AREA)
• Drying Of Semiconductors (AREA)

Priority Applications (3)

Applications Claiming Priority (2)

Publications (1)

Family

ID=35517501

Family Applications (1)

Country Status (6)

Cited By (1)

Families Citing this family (152)

Citations (4)

Family Cites Families (20)

• 2004
  • 2004-10-27 US US10/975,209 patent/US7053003B2/en not_active Expired - Lifetime
• 2005
  • 2005-09-23 JP JP2007538921A patent/JP5086090B2/ja not_active Expired - Fee Related
  • 2005-09-23 CN CN2005800370648A patent/CN101061436B/zh not_active Expired - Fee Related
  • 2005-09-23 WO PCT/US2005/034172 patent/WO2006049736A1/en not_active Ceased
  • 2005-09-23 KR KR1020077011775A patent/KR101335137B1/ko not_active Expired - Fee Related
  • 2005-09-29 TW TW094133995A patent/TWI423322B/zh not_active IP Right Cessation
• 2006
  • 2006-01-25 US US11/339,870 patent/US7682480B2/en active Active

Patent Citations (4)

Non-Patent Citations (2)

Also Published As

Similar Documents

Legal Events