WO2005117451A1 - デジタル信号受信装置及びその制御方法 - Google Patents
デジタル信号受信装置及びその制御方法 Download PDFInfo
- Publication number
- WO2005117451A1 WO2005117451A1 PCT/JP2004/018721 JP2004018721W WO2005117451A1 WO 2005117451 A1 WO2005117451 A1 WO 2005117451A1 JP 2004018721 W JP2004018721 W JP 2004018721W WO 2005117451 A1 WO2005117451 A1 WO 2005117451A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- digital
- unit
- audio data
- video data
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/426—Internal components of the client ; Characteristics thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/434—Disassembling of a multiplex stream, e.g. demultiplexing audio and video streams, extraction of additional data from a video stream; Remultiplexing of multiplex streams; Extraction or processing of SI; Disassembling of packetised elementary stream
- H04N21/4341—Demultiplexing of audio and video streams
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/443—OS processes, e.g. booting an STB, implementing a Java virtual machine in an STB or power management in an STB
- H04N21/4436—Power management, e.g. shutting down unused components of the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/06—Generation of synchronising signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals
- H04N5/602—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals for digital sound signals
Definitions
- the present invention relates to a digital signal receiving apparatus, and particularly to a digital AV (audio-video) signal receiving apparatus, for example, a digital signal receiving apparatus suitable for a digital television, a flat display panel, a digital video recorder, and the like.
- a digital signal receiving apparatus for example, a digital signal receiving apparatus suitable for a digital television, a flat display panel, a digital video recorder, and the like.
- a digital AV signal in which video data and audio data are multiplexed is transmitted serially.
- the digital signal receiving device decodes the received digital AV signal, and separates and outputs video data and audio data. Audio data is usually superimposed in packet format during the blanking period of video data.
- An audio data processing unit in the digital signal receiving device converts audio data in a packet format into audio data in a stream format and outputs the audio data. Further, the video data processing unit in the digital signal receiving device performs processing such as format conversion on the separated video data, and outputs the processed video data.
- a clock signal is transmitted on a transmission line different from a transmission line of the AV signal.
- the digital signal receiver generates its own operation clock signal from the supplied clock signal.
- a digital signal receiving device that includes a plurality of signal receiving units that receive a digital AV signal and a clock signal, and is capable of receiving a plurality of systems of digital AV signals.
- Such an apparatus usually includes a selection unit that selects any one of a plurality of digital AV signals and clock signals. Then, the video data processing unit and the audio data processing unit process the video data and the audio data of the system selected by the selection unit. That is, each signal receiving unit is used exclusively.
- a packet receiving apparatus that receives an encrypted packet is referred to as a receiving apparatus. If the encrypted packet is not encrypted, the power supply to the decryption means for decrypting the packet is stopped to reduce the power consumption of the device (for example, see Patent Document 1).
- Patent Document 1 Japanese Patent Application Laid-Open No. 2000-261497 (Page 4, FIG. 1)
- the above operation clock signal is generated by a phase synchronization circuit provided in the digital signal receiving device.
- a phase locked loop requires some time from inputting a clock signal to outputting a stable signal.
- a portion for receiving and processing a digital AV signal and a portion for decoding data are operating even while the operation clock signal is not yet stable. Further, even when the received digital AV signal does not include video data or audio data, the video data processing unit or the audio data processing unit is operating. Further, in a digital signal receiving apparatus that receives digital AV signals of a plurality of systems, the signal receiving units related to the unselected systems are operating. As described above, the conventional digital signal receiving apparatus often consumes power unnecessarily.
- Means taken by the present invention to solve the above-mentioned problems include a signal separating unit for separating a given digital AV signal, video data and audio data, and a video signal separated by the signal separating unit.
- control unit includes a control unit that controls the operation state of the control target based on a clock stable signal indicating that the second clock signal generated by the clock signal generation unit is stable. Then, the control unit suspends the control target until receiving the clock stabilization signal.
- the means implemented by the present invention includes a signal separation unit that separates video data and audio data from a given digital AV signal, and a video data processing unit that processes the video data separated by the signal separation unit. And an audio data processing unit for processing the audio data separated by the signal separation unit, wherein at least one of the video data processing unit and the audio data processing unit is controlled by
- the digital AV signal includes a control unit for controlling an operation state of a control target based on a determination signal indicating whether video data and audio data are included or not.
- the control unit suspends the video data processing unit, while the discrimination signal does not include the audio data in the digital AV signal.
- the audio data processing unit shall be stopped.
- the video data processing unit that processes the video data does not operate. Also, when the discrimination signal indicates that the digital AV signal does not include audio data, the audio data processing unit that processes the audio data does not operate.
- the means implemented by the present invention is to operate a signal separation unit for separating audio data and video data from a given digital AV signal, and a given first clock signal power signal separation unit.
- a plurality of signal receiving units each having a clock signal generating unit that generates the second clock signal of the second type, and a plurality of signal receiving units based on a given selection signal.
- a digital signal receiving device comprising: a selector for selecting one of the selected signals and outputting audio data, video data, and a second clock signal output from the selected signal receiver; And a control unit that controls an operation state of the control target based on the selection signal with at least one of the clock signal generation units as a control target. Then, it is assumed that the control unit suspends a control target belonging to one of the plurality of signal receiving units that is not selected by the selection signal.
- control target belonging to a signal receiving unit that is not selected by the selection signal among the plurality of signal receiving units does not operate.
- the means implemented by the present invention includes a signal separation unit for separating video data and audio data from a given digital AV signal, and a video data processing unit for processing the video data separated by the signal separation unit.
- An audio data processing unit that processes audio data separated by the signal separation unit, and a second processing unit that operates the signal separation unit, the video data processing unit, and the audio data processing unit based on the supplied first clock signal.
- a clock signal generation unit for generating a clock signal for generating a clock signal, wherein at least one of a signal separation unit, a video data processing unit, and an audio data processing unit is controlled by a clock signal.
- the second clock signal generated by the generator is stabilized until the clock stable signal indicating that the second clock signal is stable is received. Between, it is assumed that locked rest the controlled object.
- the means implemented by the present invention includes a signal separating unit for separating video data and audio data from a given digital AV signal, and a video data processing unit for processing the video data separated by the signal separating unit. And an audio data processing unit for processing the audio data separated by the signal separation unit, wherein the digital AV signal includes video data and audio data. If the digital AV signal indicates that video data is not included or not in the digital AV signal by the discrimination signal indicating the power, the video data processing unit is stopped, and the digital AV signal includes audio data in accordance with the discrimination signal. When it is shown that The de-data processing unit is to be stopped.
- the video data processing unit that processes the video data does not operate. Also, when the discrimination signal indicates that the digital AV signal does not include audio data, the audio data processing unit that processes the audio data does not operate.
- the means adopted by the present invention is to operate a signal separation unit for separating audio data and video data from a given digital AV signal and a given first clock signal power signal separation unit.
- a plurality of signal receiving units each having a clock signal generating unit for generating the second clock signal of the second type, and selecting one of the plurality of signal receiving units based on a given selection signal.
- control target belonging to one of the plurality of signal receiving units that is not selected by the selection signal does not operate.
- a portion that does not need to be operated is stopped according to the state of the digital signal receiving apparatus. Specifically, if the cable to connect to the transmitter is not connected, or if the transmitter is not turned on even though it is connected, the transmitter transmits valid data even if it is connected.
- the digital AV signal does not include audio or video data, or when using multiple signal receiving units exclusively, unnecessary operation inside the digital signal receiving device may occur. Because of the suspension, the power consumption of the device is reduced.
- FIG. 1 is a configuration diagram of a digital AV signal receiving apparatus according to a first embodiment of the present invention. is there.
- FIG. 2 is a configuration diagram of a digital AV signal receiving device according to a second embodiment of the present invention.
- FIG. 3 is a configuration diagram of a digital AV signal receiving device according to a third embodiment of the present invention.
- FIG. 4 is a schematic diagram of video and audio signals before encoding.
- FIG. 4 schematically shows video and audio signals before encoding.
- Line 1 The power that is continuously output in chronological order up to line X + Y, and the video and audio signals before encoding (hereinafter, simply referred to as “signals”) 301.
- Line 301 at signal The hatched portion from the line X + 1 to the line X + Y represents the video signal, and the other portions represent the audio signal and the control signal.
- the control signal includes a vertical sync signal indicating a frame break, a horizontal sync signal indicating a line break, a data enable signal indicating a break between video data and other data in each line, and the like.
- the signal 301 as described above is encoded and further transmitted as a signal according to a predetermined transmission method, for example, a differential signal.
- FIG. 1 shows a configuration of a digital signal receiving device according to a first embodiment of the present invention.
- the digital signal receiving apparatus includes a signal separating unit 11, a signal receiving unit 13, which includes a clock signal generating unit 12, a video data processing unit 14, and an output unit 16, which includes an audio data processing unit 15, and a control unit 17. It has.
- the signal separation unit 11 restores and decodes the encoded data from the input digital audio AV signal 101, and separates the video data 102 and the audio data 103 from the decoded data to output.
- the clock signal generator 12 multiplies the frequency of the input clock signal 104 by a multiplier, and outputs a clock signal 105.
- the clock signal generation unit 12 includes a phase synchronization circuit (not shown), and the clock signal 104 is multiplied by the phase synchronization circuit to generate the clock signal 105.
- the video data processing unit 14 processes the video data 102 and outputs a video signal 106.
- the audio data processing unit 15 processes the audio data 103 and outputs an audio signal 107.
- the signal separation unit 11, the video data processing unit 14, and the audio data processing unit 15 each operate using the clock signal 105 as an operation clock signal.
- the clock signal generator 12 outputs a clock stable signal 108 indicating that the clock signal 105 has been stabilized.
- a clock stable signal 108 for example, a lock signal output from a phase comparator (not shown) in the phase locked loop may be used. This is because the output of the lock signal from the phase comparator indicates that the output of the phase locked loop has been locked to the predetermined frequency.
- the control unit 17 outputs a control signal 109, and the signal separation unit 11 as a control target and the video data
- the operation states of the data processing unit 14 and the audio data processing unit 15 are controlled. Specifically, the control unit 17 suspends the control target until the clock stable signal 108 is received. After receiving the clock stabilization signal 108, the control target is operated thereafter.
- control unit 17 Next, some control examples by the control unit 17 will be described.
- the control unit 17 shuts off the power supplied to the control target until the clock stabilization signal 108 is received. Then, after receiving the clock stabilizing signal 108, power is supplied to the control target.
- the control unit 17 interrupts the clock signal 105 supplied to the flip-flop (not shown) in the control target until the clock stable signal 108 is received. Then, after receiving the clock stabilizing signal 108, the clock signal 105 is supplied to each flip-flop.
- the control unit 17 asserts a control signal 109 as a reset signal to a control target until a clock stabilization signal 108 is received. Then, after receiving the clock stabilizing signal 108, the control signal 109 is deasserted.
- the control unit 17 supplies a fixed signal instead of the digital AV signal 101 to the signal separation unit 11 until the clock stability signal 108 is received. Then, after receiving the clock stabilizing signal 108, a digital AV signal 101 is given to the signal separating unit 11.
- the signal separation unit 11, the video data processing unit 14, and the audio data processing unit 15 do not operate until the clock signal 105 is stabilized, so that unnecessary power is not consumed. .
- the circuit size of the control unit 17 is relatively small. Therefore, the power consumption of the digital signal receiving device is reduced without increasing the circuit scale.
- FIG. 2 shows a configuration of a digital signal receiving device according to a second embodiment of the present invention.
- the operation of the control unit 17 of the digital signal receiving device according to the present embodiment is different from that of the first embodiment.
- the other points are the same as in the first embodiment, and thus detailed description will be omitted.
- the signal separation unit 11 detects whether or not the input digital AV signal 101 contains video data and audio data, and outputs a determination signal 110 indicating the detection result. More specifically, the signal separation unit 11 detects whether video data exists in the data decoded from the digital AV signal 101, and when video data exists, during the blanking period of the video data. Detects if an audio sample packet exists. In a method of multiplexing and transmitting packet data other than video data during the blanking period of video data, a process of separating packet data from video data is indispensable. The signal separation unit 11 outputs information generated secondarily in such separation processing as a determination signal 110.
- the control unit 17 receives the determination signal 110 and controls the operation states of the video data processing unit 14 and the audio data processing unit 15 based on the input. More specifically, when the control unit 17 determines that the digital AV signal 101 does not include video data for a certain period based on the determination signal 110, the control unit 17 suspends the video data processing unit 14. When it is determined that no audio sample packet is included for a certain period, the audio data processing unit 15 is stopped.
- the video data processing unit 14 and the audio data processing unit 15 can be stopped by shutting down the power, shutting down the clock, or asserting the reset signal.
- these methods may be appropriately combined.
- the video data processing unit 14 pauses, and when no audio data is included, the audio data processing unit 15 , The power is not wasted, so no wasted power is consumed.
- the circuit scale of the control unit 17 is relatively small. Therefore, the power consumption of the digital signal receiving device is reduced without increasing the circuit scale.
- FIG. 3 shows a configuration of a digital signal receiving device according to a third embodiment of the present invention.
- the digital signal receiving apparatus according to the present embodiment includes two signal receiving units 13, an output unit 16, a control unit 17, and a selection unit 18, and can receive two digital AV signals 101 and a clock signal 104. I have. Note that the signal receiving unit 13 and the output unit 16 are the same as those of the first embodiment. The description is omitted because it is similar to the above.
- the selection unit 18 receives the selection signal 111, and selects one of the two signal reception units 13 based on the selection signal 111. Then, it outputs the video data 102, the audio data 103, and the clock signal 105 output from the selected signal receiving unit 13.
- the control unit 17 receives the selection signal 111, and controls the operation states of the signal separation unit 11 and the clock signal generation unit 12 as control targets based on the selection signal 111. Specifically, the control unit 17 suspends the control target included in the signal receiving unit 13 that is not selected by the selection signal 111.
- the suspension of the control target is performed by shutting down the power, shutting down the clock, asserting the reset signal, or inputting a fixed signal instead of the digital AV signal. Toyore. Further, these methods may be appropriately combined.
- the unselected signal receiving unit 13 is stopped, so that wasteful power is not consumed.
- the circuit size of the control unit 17 is relatively small. Therefore, the power consumption of the digital signal receiver is reduced without increasing the circuit scale.
- control unit 17 may be provided outside the digital signal receiving device. That is, the operation state of the signal separation unit 11, clock signal generation unit 12, video data processing unit 14, and audio data processing unit 15 inside the digital signal receiving device may be controlled from an external microcontroller or the like as a control unit. Good. Specifically, control information is written from an external control unit to a register inside the digital signal receiving apparatus, and the signal value is referred to the signal separation unit 11, the clock signal generation unit 12, the video data processing unit 14, and the audio data. The operation state of the data processing unit 15 may be controlled. Industrial applicability
- the digital signal receiving apparatus mainly converts digital AV signals into non-digital signals.
- the present invention is not limited to such a system. This is useful as a receiving device used for a device. In particular, it is useful as a receiving device requiring low power consumption.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006513804A JP4512591B2 (ja) | 2004-05-26 | 2004-12-15 | デジタル信号受信装置及びその制御方法 |
EP04807080A EP1750453A4 (en) | 2004-05-26 | 2004-12-15 | DIGITAL SIGNAL RECEIVER AND CONTROL METHOD THEREFOR |
US11/579,596 US8089565B2 (en) | 2004-05-26 | 2004-12-15 | Digital signal receiver and method for controlling the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004156337 | 2004-05-26 | ||
JP2004-156337 | 2004-05-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005117451A1 true WO2005117451A1 (ja) | 2005-12-08 |
Family
ID=35451280
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2004/018721 WO2005117451A1 (ja) | 2004-05-26 | 2004-12-15 | デジタル信号受信装置及びその制御方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8089565B2 (ja) |
EP (1) | EP1750453A4 (ja) |
JP (1) | JP4512591B2 (ja) |
WO (1) | WO2005117451A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009177705A (ja) * | 2008-01-28 | 2009-08-06 | Maspro Denkoh Corp | 信号レベル測定回路及び信号レベル測定装置 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007072791A1 (ja) * | 2005-12-20 | 2007-06-28 | Matsushita Electric Industrial Co., Ltd. | 機器連携装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0715676A (ja) * | 1993-06-23 | 1995-01-17 | Hochiki Corp | テレビ変調器 |
JPH08307304A (ja) * | 1995-05-09 | 1996-11-22 | Mitsubishi Electric Corp | 移動体通信端末 |
JPH10254501A (ja) * | 1997-03-14 | 1998-09-25 | Okuma Mach Works Ltd | リセット回路 |
JP2001117903A (ja) * | 1999-10-22 | 2001-04-27 | Seiko Epson Corp | 半導体集積回路装置、マイクロプロセッサ、マイクロコンピュータ及び電子機器 |
JP2002202881A (ja) * | 2000-10-26 | 2002-07-19 | Matsushita Electric Ind Co Ltd | 画像表示装置 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0670264A (ja) * | 1992-08-20 | 1994-03-11 | Fujitsu Ltd | テレビ受像機 |
JPH11252479A (ja) * | 1998-02-26 | 1999-09-17 | Sanyo Electric Co Ltd | デジタルテレビ放送受信機 |
JP3587076B2 (ja) | 1999-03-05 | 2004-11-10 | 松下電器産業株式会社 | パケット受信装置 |
JP3275878B2 (ja) * | 1999-06-22 | 2002-04-22 | トヨタ自動車株式会社 | デジタル放送受信機 |
JP2001189674A (ja) * | 1999-12-28 | 2001-07-10 | Sharp Corp | 受信装置 |
JP3631123B2 (ja) * | 2000-10-03 | 2005-03-23 | 三洋電機株式会社 | デジタル放送受信装置 |
KR100418703B1 (ko) * | 2001-08-29 | 2004-02-11 | 삼성전자주식회사 | 디스플레이장치 및 그 제어방법 |
JP2003209845A (ja) | 2002-01-11 | 2003-07-25 | Mitsubishi Electric Corp | 画像符号化集積回路 |
US7120203B2 (en) * | 2002-02-12 | 2006-10-10 | Broadcom Corporation | Dual link DVI transmitter serviced by single Phase Locked Loop |
US7283566B2 (en) * | 2002-06-14 | 2007-10-16 | Silicon Image, Inc. | Method and circuit for generating time stamp data from an embedded-clock audio data stream and a video clock |
US7477325B2 (en) * | 2004-03-29 | 2009-01-13 | Ati Technologies, Inc. | Audio/video separator |
-
2004
- 2004-12-15 EP EP04807080A patent/EP1750453A4/en not_active Ceased
- 2004-12-15 WO PCT/JP2004/018721 patent/WO2005117451A1/ja not_active Application Discontinuation
- 2004-12-15 US US11/579,596 patent/US8089565B2/en active Active
- 2004-12-15 JP JP2006513804A patent/JP4512591B2/ja active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0715676A (ja) * | 1993-06-23 | 1995-01-17 | Hochiki Corp | テレビ変調器 |
JPH08307304A (ja) * | 1995-05-09 | 1996-11-22 | Mitsubishi Electric Corp | 移動体通信端末 |
JPH10254501A (ja) * | 1997-03-14 | 1998-09-25 | Okuma Mach Works Ltd | リセット回路 |
JP2001117903A (ja) * | 1999-10-22 | 2001-04-27 | Seiko Epson Corp | 半導体集積回路装置、マイクロプロセッサ、マイクロコンピュータ及び電子機器 |
JP2002202881A (ja) * | 2000-10-26 | 2002-07-19 | Matsushita Electric Ind Co Ltd | 画像表示装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP1750453A4 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009177705A (ja) * | 2008-01-28 | 2009-08-06 | Maspro Denkoh Corp | 信号レベル測定回路及び信号レベル測定装置 |
Also Published As
Publication number | Publication date |
---|---|
JP4512591B2 (ja) | 2010-07-28 |
JPWO2005117451A1 (ja) | 2008-04-03 |
US8089565B2 (en) | 2012-01-03 |
US20080136970A1 (en) | 2008-06-12 |
EP1750453A1 (en) | 2007-02-07 |
EP1750453A4 (en) | 2010-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4199771B2 (ja) | デジタルインターフェイス受信装置 | |
JP4625863B2 (ja) | 送信装置および送受信装置 | |
US8428255B2 (en) | Selective switching between data sources | |
US8331561B2 (en) | Fast switching between digital video sources | |
JP2009055149A (ja) | 電子機器 | |
US8174619B2 (en) | Reception apparatus and method of controlling image output by reception apparatus | |
JP2006019890A (ja) | 映像信号受信装置及び映像信号受信方法 | |
JP2009100456A (ja) | ビデオ・オーディオ出力装置および記録媒体 | |
US8242940B2 (en) | Transitioning digital data processors between power savings and non-power savings modes | |
JP2007288407A (ja) | テレビジョン受像機 | |
EP2103112A1 (en) | Image signal processing apparatus for detaching a plurality of modules and control method thereof | |
WO2005117451A1 (ja) | デジタル信号受信装置及びその制御方法 | |
EP3451680B1 (en) | Information processing device and information processing method | |
JP2001069422A (ja) | デジタルtv受像機の順次走査ビデオ信号処理におけるメモリ管理方法およびバッファリング・システム | |
KR100531780B1 (ko) | 선택 디코딩 및 다중 디스플레이를 위한 디지털 티브이 수신시스템 및 방법 | |
JP2007110215A (ja) | 受信装置、受信方法および受信装置を用いた電子機器 | |
JP4277739B2 (ja) | 映像デコーダ | |
JP2006019809A (ja) | 映像信号受信装置及び映像信号受信方法 | |
JP2003143499A (ja) | デジタルテレビ受信機、映像データ伝送回路及び映像データ受信回路 | |
WO2004015988A1 (ja) | 画像信号処理装置及び画像記録出力装置 | |
KR100294232B1 (ko) | Stb신호의 포맷검출장치 | |
JP2004129068A (ja) | キャプションデコーダ内蔵装置 | |
KR20080043124A (ko) | Pc를 구비한 디지털 텔레비젼 | |
KR20050045481A (ko) | 피씨 외장형 다중 디스플레이 시스템 | |
KR20020073034A (ko) | 전송 스트림 송수신 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006513804 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11579596 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2004807080 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
WWP | Wipo information: published in national office |
Ref document number: 2004807080 Country of ref document: EP |