WO2004070594A1 - 情報処理装置および消費電力制御方法 - Google Patents

情報処理装置および消費電力制御方法 Download PDF

Info

Publication number
WO2004070594A1
WO2004070594A1 PCT/JP2003/016789 JP0316789W WO2004070594A1 WO 2004070594 A1 WO2004070594 A1 WO 2004070594A1 JP 0316789 W JP0316789 W JP 0316789W WO 2004070594 A1 WO2004070594 A1 WO 2004070594A1
Authority
WO
WIPO (PCT)
Prior art keywords
power consumption
information
information processing
hdd
mode
Prior art date
Application number
PCT/JP2003/016789
Other languages
English (en)
French (fr)
Japanese (ja)
Inventor
Junichi Yokota
Atsuo Okamoto
Keiji Kanota
Ryogo Ito
Original Assignee
Sony Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corporation filed Critical Sony Corporation
Priority to US10/541,637 priority Critical patent/US7412615B2/en
Priority to EP03768270.5A priority patent/EP1594038B1/en
Publication of WO2004070594A1 publication Critical patent/WO2004070594A1/ja

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215Monitoring of peripheral devices
    • G06F1/3221Monitoring of peripheral devices of disk drive devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/325Power saving in peripheral device
    • G06F1/3268Power saving in hard disk drive
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B19/00Driving, starting, stopping record carriers not specifically of filamentary or web form, or of supports therefor; Control thereof; Control of operating function ; Driving both disc and head
    • G11B19/02Control of operating function, e.g. switching from recording to reproducing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/63Generation or supply of power specially adapted for television receivers
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to an information processing apparatus and a power consumption control method using, for example, a hard disk or an optical disk as a recording medium.
  • disk devices such as a hard disk drive and a DVD (Digital Versatile disk drive) are used as auxiliary information storage devices for personal computers. These disk devices have a plurality of power consumption modes, and the power consumption mode is switched and controlled on the disk device side so that power consumption can be reduced.
  • a hard disk drive and a DVD Digital Versatile disk drive
  • HDD hard disk drive
  • ATA AT Attachment
  • Standby Timer Standby Timer
  • APM Advanced 'power' management
  • the power modes that can be switched include high power consumption, for example, Active mode, Id 1 e (idle) mode divided between multiple stages, and S mode. tandby (standby) There are multiple power consumption modes, such as a sleep mode and a sleep mode.
  • the standby time function sets a time-out value set in advance by the host device as an initial value, and counts down the time-out value when there is no access from the host device.
  • the timeout value reaches 0 (Zero)
  • the mode automatically shifts to Standby mode.
  • the APM function also allows the HDD itself to estimate the access pattern from the host device to the HDD based on past access history information from the host device, and to switch the power consumption mode based on the estimation result. That is what you do.
  • the time required for switching the power consumption mode is also adaptively changed based on the access pattern from the host device to the HDD.
  • Japanese Patent Application Laid-Open No. Hei 9-64665 discloses a power saving timer provided in an information processing apparatus, and the value of the power saving timer is adaptively changed to provide the information processing.
  • a technology has been disclosed that enables power consumption to be efficiently reduced without lowering the processing efficiency of the device.
  • a transition to the power saving mode is performed after a time set by the power saving timer has elapsed since the last processing operation. If the task restart request is issued relatively early after entering the power saving mode, set a longer power saving timer from the next time to avoid unnecessary transition to the power saving mode. .
  • Japanese Patent Application Laid-Open No. 9-64655 describes a technique for estimating a subsequent access pattern from an access history and switching modes, similarly to the above-described APM function of the HDD. .
  • the access pattern is estimated based on the access history to the own device. Has limitations. For this reason, there is a case where there is a case where a standby state is set in a high power consumption mode such as an Acti Ve mode, which is originally in a state where the mode can be shifted to a low power consumption mode. Conceivable.
  • an information processing device of the present invention includes:
  • An information processing apparatus comprising: an information storage unit that records or reproduces data according to a plurality of power consumption modes; and an information processing unit that performs control including at least recording or reproduction of the data on the information storage unit.
  • the information processing means forms command information for changing the power consumption mode of the information storage means to a target power consumption mode, based on a control state;
  • the information storage means changes a power consumption mode of the information storage means based on the command information.
  • the information processing means forms command information for changing the power consumption mode of the information storage means according to the control state of the information storage means.
  • information storage means In other words, based on command information formed by the information processing means, the own power consumption mode is changed.
  • the information storage device itself changes the power consumption mode based on command information from the information processing means. Be able to be. That is, since the information processing means always knows how to access the information storage means, the information processing means performs the most appropriate power consumption control based on the control state of the information storage means. Will be able to be realized.
  • FIG. 1 is a block diagram for explaining a recording / reproducing apparatus to which the present invention is applied.
  • FIG. 2 is a block diagram for explaining a configuration example of the HDD shown in FIG.
  • FIG. 3 is a diagram for explaining a power consumption mode of the HDD shown in FIG.
  • 4A to 4B are diagrams for explaining normal access and conventional intermittent access.
  • FIG. 5 is a diagram for explaining an intermittent access performed in the recording / reproducing apparatus shown in FIG.
  • FIG. 6 is a diagram for explaining the Set Fea tures command.
  • FIG. 7 is a diagram for explaining the values that can be set in the Features register of the Set Features command and their meanings.
  • the 8 A view through the 8 B diagram, t Figure 9 is a diagram for explaining a specific example of S et F eatures commands for controlling the effective Z invalidity of D PM functions, I dle I mme diate It is a figure for explaining a command.
  • FIG. 10 is a diagram for explaining the values that can be set in the Feature register of the Idle Immediate command and their meanings.
  • FIGS. 11A to 11D are diagrams for explaining specific examples of the Idle Image diate command.
  • FIGS. 12A to 12B are diagrams for explaining the Check Power Mode command.
  • FIGS. 13A to 13B are diagrams for explaining the possible values of the SecToRCoNut register of the CheckPowderMode command and the meanings thereof.
  • FIG. 14 is a diagram for explaining the HCAPM function.
  • FIG. 15 is a diagram for explaining the Set Fea tures command used for using the HCAPM function.
  • FIG. 16 is a diagram for explaining a SetFeattures command used to use the HC APM function.
  • FIG. 17 is a diagram for explaining the SetFaat11res command used for using the HC APM function.
  • FIG. 18 is a diagram for explaining a power consumption control function in the recording / reproducing apparatus shown in FIG.
  • FIG. 19 is a flowchart for explaining switching control between the APM function and the DPM function performed in the recording / reproducing apparatus shown in FIG.
  • FIG. 20 is a diagram for explaining a power consumption mode detection process of the HDD performed in the recording / reproducing apparatus shown in FIG. BEST MODE FOR CARRYING OUT THE INVENTION
  • the camera has a camera function and uses a hard disk as a recording medium.
  • a digital video camera which is a recording / reproducing device having a built-in drive is described.
  • FIG. 1 is a block diagram for explaining a recording / reproducing apparatus according to this embodiment.
  • the recording / reproducing apparatus according to this embodiment is roughly divided into an information processing section (information processing means) 100 and an information storage section (information storage means) 2 each having a CPU. It consists of 0 and 0.
  • the information storage unit 200 is an HDD configured to be incorporated in the recording / reproducing device of the present embodiment.
  • the configuration and operation of the information processing unit 100 and the information storage unit, that is, the HDD 200 will be described separately.
  • the information processing section 100 of the recording / reproducing apparatus of this embodiment will be described.
  • the information processing unit 100 of the recording / reproducing apparatus according to this embodiment includes a digital input / output terminal io, a digital output terminal out, and a digital input / output terminal as information input or output ends. It has an input terminal in and a power camera block 101.
  • a signal processing system including two switch circuits 102, 104, an encoder Z decoder 103, a buffer memory circuit 105, and a media controller 106, It has a monitor output system consisting of an output controller 108, an LCD (Liquid Crystal Display) 109, and a speaker 110, and a host CPU (Central Processing Unit) 120 that controls each section.
  • a monitor output system consisting of an output controller 108, an LCD (Liquid Crystal Display) 109, and a speaker 110, and a host CPU (Central Processing Unit) 120 that controls each section.
  • a host CPU Central Processing Unit
  • the host CPU 120 has a ROM (Read Only Memory) 121 and a RAM (Random Access Memory) 122, for example, EEPR OM (Electrically ly Erasable and Programmable ROM). And the like, and a key operation unit 111 is connected.
  • ROM Read Only Memory
  • RAM Random Access Memory
  • EEPR OM Electrically ly Erasable and Programmable ROM
  • the key operation section 1 1 1 1 is used to receive input from the user, and functions such as an operation mode switching key, play key, stop key, fast forward key, fast rewind key, and pause key are provided. A key and various other adjustment keys are provided.
  • the operation modes in the recording / reproducing apparatus of this embodiment include, for example, a shooting mode and a normal mode.
  • the shooting mode is a mode in which shooting is performed through the camera block 101, and the video and audio to be shot are recorded on the hard disk 200A of the HDD 200.
  • the normal mode is an operable mode other than the shooting mode, in which an information signal recorded on the hard disk 200A of the HDD 200 is read and reproduced, or a digital input / output terminal is provided. In this mode, information signals supplied via io or digital output terminal out are recorded on hard disk 200A of HDD 200.
  • the recording function or the reproducing function of the recording / reproducing apparatus of this embodiment is stopped by performing a predetermined key operation. In this way, a so-called function stop state for preventing power consumption can be achieved.
  • the ROM 121 connected to the host CPU 120 stores various programs executed by the host CPU 120 and data necessary for processing. Is mainly used as a work area.
  • the non-volatile memory 123 stores various setting information, parameters, etc., which need to be retained even when the power is turned off. Then, as described below, the host CPU 120 responds to a request from a user input through the key operation unit 111 and outputs audio data composed of audio data and video data. It controls the encoding and decoding of Z-visual data (hereinafter referred to as AV data), buffer control, media controller control, switch control, and the like. It is configured to be able to record on the disc 200 OA or read and reproduce AV data and the like recorded on the hard disc 200 A of the HDD 200.
  • AV data Z-visual data
  • the recording / reproducing apparatus when a shooting mode is set through the key operation unit 111, a video and an audio that are to be shot through the camera block 101 are received, and this is received by the HDD 210. 0 will be recorded on hard disk 200A.
  • the recording / reproducing device when the normal mode is set through the key operation unit 1 1 1 and a digital external device such as a personal computer is connected to the digital input / output terminal io, the recording / reproducing device operates as a digital input / output terminal.
  • the recording / reproducing apparatus By inputting and outputting data through i0, the recording / reproducing apparatus can be used as an auxiliary information storage device of a digital external device connected thereto.
  • the digital input / output terminal i 0 is compatible with the USB (Universal Serial Bus) 2.0 standard.
  • USB Universal Serial Bus
  • a shooting mode is set according to an instruction from the user received through the key operation unit 111, and the signal flow when recording video data and audio data from the camera block 101 is specifically described. Will be explained.
  • each of the switch circuits 102 and 104 is switched to the input terminal b side under the control of the host CPU 120, as shown in FIG.
  • the host CPU 120 accesses the logical address on the hard disk 200 A of the HDD 200 through the media controller 106 to form the logical address on the hard disk 200 A. Necessary information such as management information to be obtained.
  • the host CPU 120 obtains necessary information from the acquired management information and the like, prepares for recording processing, and grasps the position of an empty cluster.
  • the camera block 101 includes a lens, a CCD (Charge Coupled Device), a microphone, etc., converts an image of a subject that has passed through the lens into a video signal using the CCD, and converts the image signal into a digital signal. It converts it to a video signal, collects sound through a microphone, converts it to an electrical signal, converts it to a digital audio signal, and outputs AV data consisting of these digital signals to a subsequent circuit. It can be.
  • CCD Charge Coupled Device
  • the AV data output from the camera block 101 is supplied to the encoder / decoder 103 through the switch circuit 102.
  • the encoder / decoder 103 converts the supplied AV data into a predetermined code such as an MPEG (Moving Picture Experts Group) method.
  • the data is compressed (encoded) by encoding in a coding scheme, and the encoded AV data is supplied to a buffer memory circuit (hereinafter simply referred to as a buffer) 105 through a switch circuit 104.
  • the buffer 105 In the buffer 105, data writing and Z reading are controlled by the host CPU 120. Therefore, the AV data from the switch circuit 104 is written to the buffer 105 under the write control of the host CPU 120, and at the same time, the AV data already written to the buffer 105 is read. In other words, in the recording / reproducing apparatus of this embodiment, the time axis correction of the AV data between the asynchronous recording / reproducing apparatus and the hard disk 200A as the recording medium is performed by the buffer 105. By using it.
  • the content data (information signal) to be recorded is real-time data including moving image information such as AV data and audio information
  • the content data is written to the buffer 105.
  • the method of reading (reading) is performed while the AV data is being played.
  • the camera block 101 can not only capture a moving image but also capture a subject as a still image in response to an instruction from a user.
  • the content data is stored in the buffer 105 or the RAM 122 connected to the host CPU 120 before storing all of the content data. Be made to write on A. Therefore, in the case of recording a still image, real-time processing like a moving image is not required.
  • the AV data read from the notch 105 by the read control of the host CPU 120 is transmitted through the media controller 106.
  • the data is supplied to the HDD 200, and is sequentially written to the free space of the hard disk 200A of the HDD 200 based on the position of the empty class that has been previously determined.
  • the host CPU 120 When recording an information signal, the host CPU 120 periodically updates the file management information on the hard disk through the media controller 106. Further, even when the AV data recording is completed, through the media controller 1 0 6 by the host C PU 1 2 0, and t such that file I le management information and directory entry information is to be updated, the camera AV data composed of moving images and audio that are taken in through block 101 is recorded in an empty class of hard disk 200A of HDD 200.
  • the switch circuit 102 is connected to the input terminal a under the control of the host CPU 120. Side, and accepts information signal input from digital input terminal in.
  • the digital input terminal in can receive not only moving image information but also still image information.
  • the information signal supplied through the digital input terminal in is also supplied to the encoder Z decoder 103 and the switch similarly to the case where the AV signal is recorded from the camera block 101 to the hard disk 200A.
  • the data is recorded on the hard disk 200A of the HDD 200 through the switch circuit 104, the buffer 105, and the media controller 106.
  • a digital external device such as a personal computer is connected to the digital input / output terminal io via a USB cable.
  • the switch circuit 102 is switched to the input terminal a under the control of the host CPU 120.
  • the digital data is supplied to the buffer 105 through the switch circuit 104. Thereafter, the above-described camera block 10 is used. In the same manner as when recording information signals such as AV data from 1 and the digital input terminal in, recording is performed on the hard disk 200A of the HDD 200.
  • the recording / reproducing device of this embodiment is used as a normal external information storage device for the digital external device.
  • the recording / reproducing device of this embodiment is used as a normal external information storage device for the digital external device.
  • record data such as AV data on the HDD 200 OA in response to a request from a digital external device connected to the digital input / output terminal io. I have.
  • the supplied AV data is output to the monitor output. Supplied to the controller 108.
  • the controller 108 separates the supplied AV data into video data and audio data, and forms a video signal to be supplied to the LCD 109 and an audio signal to be supplied to the speaker 110.
  • the formed video signal and audio signal are supplied to the LCD 109 and the speaker 110.
  • the host CPU 120 accesses the logical address on the hard disk 200 A of the HDD 200 through the media controller 106 and is formed on the hard disk 200 OA. It obtains necessary management information, for example, file system information such as FAT (File Allocation Table) information and necessary information such as directory entry information.
  • FAT File Allocation Table
  • the host CPU 120 displays a list of playable files recorded on the hard disk 200A, for example, the host CPU 120, The selection input of the file to be reproduced is accepted by displaying it on the LCD 109 through the controller 108 or the like.
  • the host CPU 120 When the host CPU 120 receives a selection input of a file to be reproduced through the key operation unit 111, the host CPU 120 determines the recording position on the hard disk 200A of the file to be reproduced from the obtained directory entry and file system information. Figure out.
  • the switch circuit 104 in the normal mode, when a digital external device is connected to the digital input / output terminal i 0, the switch circuit 104 is connected to the terminal a. If a digital external device is not connected to the digital input / output terminal io, the switch circuit 104 is switched to the terminal b. Of course, the user can select either the digital input / output terminal i o or the digital output terminal in.
  • the host CPU 120 controls the media controller 106 so that the information signal is read from the target file stored in the hard disk 200A of the HDD 200. Then, the read information signal is written to the buffer 105 via the media controller 106.
  • the writing / reading of data is controlled by the host CPU 120, the data read from the hard disk 200A is written, and the buffer 105 is already buffered. The data written in 105 is read.
  • the time axis correction is performed on the information signal to be reproduced at the time of reproduction as well as at the time of recording.
  • the information signal read from the buffer 105 is supplied to the digital input / output terminal i o or the encoder Z decoder 103 via the switch circuit 104. That is, when the switch circuit 104 is switched to the terminal a, the information signal read from the hard disk 200A is transmitted through the digital input / output terminal io to the digital signal of a personal computer or the like connected thereto. In the evening, it is supplied to external equipment.
  • the switch circuit 104 When the switch circuit 104 is switched to the terminal b, the information signal read from the buffer 105 is supplied to the encoder / decoder 103 via the switch circuit 104. Then, the AV data and the still image information which have been decoded (decoded) and restored to the original state before the encoding are output through the digital output terminal out.
  • the decoded AV data is also supplied to a monitor output controller 108, where the AV data is converted into video data and audio data. And a video signal to be supplied to the LCD 109 and an audio signal to be supplied to the speaker 110 are formed. The formed video signal and audio signal are supplied to the LCD 109 and the speed 110.
  • an image corresponding to the image output from the digital output terminal out is displayed on the LCD 109, and the speaker 110 is displayed.
  • the LCD 109 an image corresponding to the image output from the digital output terminal out is displayed on the LCD 109, and the speaker 110 is displayed.
  • the recording / reproducing apparatus of this embodiment receives the supply of moving image information and the like, records it on the hard disk 200 A of the HDD 200, and records the data on the hard disk 200 A of the HDD 200.
  • the information signal recorded in 00 A can be read out and reproduced.
  • the HDD 200 which is the information storage unit of the recording / reproducing apparatus of this embodiment, will be described.
  • the HDD 200 has a connection end 201, an interface circuit (hereinafter referred to as an IZF circuit) 202, an RF circuit 203, an actuator 2004, and a magnetic head 2 5, a servo circuit 206, a drive circuit 207 for the actuator, a drive circuit 208 for the spindle, a spindle motor circuit 209, and a CPU 210.
  • an interface circuit hereinafter referred to as an IZF circuit
  • the CPU 210 is connected to the ROM 211, the RAM 212, and the circuit 213.
  • the ROM 211 stores various programs executed in the CPU 210 and data necessary for processing.
  • the RAM 212 is mainly used as a work area.
  • the timer circuit 211 counts the time set from the information processing unit 100, for example, in order to realize the above-described Standby Timer function and the HCAPM function described in detail below. This can form a trigger for switching the power consumption mode.
  • the hard disk 200A is rotated by a spindle motor 209 that is rotated at a constant speed by a drive signal from a drive circuit 208 controlled by the CPU 210. You.
  • the drive circuit 204 is controlled by the drive signal from the drive circuit 207 according to the control of the CPU 210 and the support circuit 206, and the drive unit 204 is controlled.
  • the magnetic head 205 is attached, and the swing arm can move in the radial direction of the hard disk 200A.
  • the swing arm provided with the magnetic head 205 is sought to a target position on the hard disk 200A during access, but outside the hard disk 200A when not being accessed. Area, so that it is in an unloaded state.
  • an information signal such as AV data received through the connection terminals 201, 1 /? Circuit 202 is supplied to the RF circuit 203, where it is converted into a signal for recording. After that, it is supplied to the magnetic head 205. As described above, the magnetic head 205 is controlled by the CPU 210 and the servo circuit 206 to operate according to the control of the hard disk 20 OA. To be positioned on the track.
  • the magnetic head 205 applies a magnetic field to a target track on the hard disk 20 OA in response to the recording signal from the RF circuit 203, so that the recording signal, that is, Information signals such as AV data to be recorded are recorded on the hard disk 200A.
  • the magnetic head is positioned at the target track on the hard disk 20 OA by the actuator 204 operating under the control of the CPU 210 and the servo circuit 206. Can be Then, the magnetic head 204 detects a change in the magnetic field from the target track, This is converted into a reproduced RF signal, which is an electric signal, and supplied to the RF circuit 203.
  • the RF circuit 203 forms a reproduced signal from the reproduced RF signal from the magnetic head 205, and outputs the reproduced signal to the receiver.
  • the information is supplied to the information processing unit 100 of the recording / reproducing apparatus of this embodiment through the circuit 202 and the connection terminal 201 so that the information can be used.
  • the HDD 200 of this embodiment has several power consumption modes, for example, as in the case of an HDD for a personal computer.
  • the HDD 200 is divided into five circuit portions, and the on / off of the power supplied to each of the five circuit portions is controlled, whereby One power consumption mode is realized.
  • an IZF circuit section composed of an IZF circuit 202, and (2) a spindle motor 209 for rotating and driving the hard disk 20OA.
  • Actuator unit consisting of a drive circuit 204 that controls the swing arm to which the magnetic head 205 is attached, and (3) actuator unit consisting of the drive circuit 207 ( 4) It is divided into five circuit parts: a circuit part consisting of a ceramic circuit 206, and (5) an RF circuit part consisting of an RF circuit 203, which is a channel circuit part of the read / write Z.
  • the IZF circuit section (1), spindle section (2), actuator section (3), and servo circuit section (4) Active (active) mode in which all the circuit sections of the RF circuit section (5) are in operation, and Low Power where only the RF circuit section (5) is in the non-operation (Disab 1 e) state.
  • r A ct It has an ive mode (Performance I die (Performance Idle) mode).
  • an active idle mode in which the RF circuit section (5) and the support circuit section (4) are in a non-operating state, the RF circuit section (5) and the support circuit section (4).
  • the actuator unit (3) are in a non-operating state
  • the Low Power Idle mode in which (3) and the spindle unit (2) are inactive, and power consumption is reduced to the minimum necessary to detect only accesses to the own device through the I circuit. It has six modes, S 1 eep (sleep) mode, which is reduced.
  • the Acti Ve mode at the top is the mode that consumes the most power because data is read or written.
  • the power is turned off one by one in each of the five circuit parts as you go to the lower stage, and the S 1 eep mode at the bottom is the mode with the lowest power consumption.
  • a conventional HDD used as an auxiliary information storage device for a personal computer is usually positioned as being configured separately from the personal computer. For this reason, conventional HDDs have their own HDDs, and predict access patterns from personal computers based on their access histories, and consume By switching the power mode, the operation is not delayed and the power consumption is reduced. By doing so, it is not necessary to consider switching the power consumption mode of the HDD even in a personal computer.
  • the recording / reproducing apparatus of the present embodiment incorporates the HDD 200, and grasps the timing at which the host CPU 120 of the information processing unit 100 accesses the HDD 200. Focusing on this point, by finely controlling access to the HDD 200 and switching of the power consumption mode from the information processing unit 100 side, further reduction in power consumption is realized without hindering operation. Like that.
  • the switching control of the power consumption mode of the HDD 200 performed in the recording / reproducing apparatus of this embodiment including the information processing unit 100 and the HDD 200 as the information storage unit as described above will be described. I do.
  • the transfer rate of the HDD tends to increase year by year. For example, a 3.5-inch HDD has a performance in which the transfer rate exceeds 200 Mbps.
  • the transfer rate of the HDD 200 of this embodiment is also assumed to be 200 Mbps.
  • the data rate of information signals (contents) such as AV data to be recorded and played back is about 24 Mbps, for high-definition (High Definition) signals of the Moving Picture Experts Group (MPEG) method, for example.
  • MPEG Moving Picture Experts Group
  • VD it is about 10 Mbps, which is about an order of magnitude lower than the transfer rate of HDD.
  • the data transfer rate of the information processing unit 100 of this embodiment is also 10 Mbps.
  • the HDD 200 is accessed in a short time.
  • the HDD 200 is in the low power consumption mode by the difference time between the transfer rate of the HDD 200 and the data signal of the AV data, the power consumption can be reduced.
  • the data rate of the information signal such as AV data is 100 Mbps
  • the transfer rate of the HDD 200 is 200 Mbps
  • the information processing section 100 of the host system is Assume that the storage capacity of the buffer 105 is 10 Mbit.
  • the transfer rate (10 Mbps) of the information signal such as AV data in the information processing unit 100 and the transfer rate (200 Mbps) of the HDD 200 ps) uses an intermittent access method that uses the difference from ps).
  • the key to whether the overall power consumption can be reduced efficiently depends on how short transition times can be entered into the low power consumption mode (the transition can be made) while the HDD 200 is not being accessed. Come.
  • FIG. 4A to 4B are diagrams for explaining a normal access and a conventional intermittent access.
  • FIG. 4A shows a mode at the time of normal access
  • FIG. 4B shows a mode at the time of conventional intermittent access.
  • the normal access is to transfer data evenly to the HDD 200 within a unit time.
  • the data rate of the information signal such as AV data in the information processing unit 100 is 100 Mbps
  • the transfer rate of the HDD 200 is 200 Mbps
  • the power consumption at the time of the normal access is approximately 1 as shown by the square formula in FIG. 4A. 8 6 8mW.
  • the conventional intermittent access in which the HDD 200 side independently predicts the access pattern from the host system and changes the power consumption mode uses Since the data is transferred together, the power consumption mode can be reduced by two steps after the data transfer.
  • Fig. 4B in the conventional intermittent access, after the data transfer for the amount of data transmitted per unit time is completed, first, from Active mode to Low Power Active mode t where to migrate in, to predict the access pattern from the host system, if example embodiment provided 0.2 seconds transition time, the after this from L ow P owe r a ctive mode a ctive I d 1 e mode We are trying to migrate.
  • the power consumption during this conventional intermittent access is approximately 1193 mW, as shown by the formula enclosed in a square in Fig. 4B, which significantly reduces the total power consumption compared to normal access. be able to.
  • FIG. 5 is a diagram for explaining intermittent access in the recording / reproducing apparatus of this embodiment.
  • the unit data amount (10 Mbit) transferred within the unit time (1 second) the unit data amount transferred within the unit time (1 second)
  • the host CPU 120 can take 0.95 seconds before the next unit of data to be transferred is accumulated in the buffer 105. Since the host CPU 120 knows, the host CPU 120 sends an instruction to the HDD 200 to make an immediate transition to the Active Idle mode.
  • the HDD 200 Upon receiving an instruction to make a transition from the information processing unit 100 to the active mode, the HDD 200 immediately makes a transition from the active mode to the active idle mode as shown in FIG. And make no transition to Low Power Active mode.
  • the conventional intermittent access eliminates the relatively long transition time caused by predicting the access pattern from the host system on the HDD side, and enables the transition to the target power consumption mode. Power consumption is reduced by realizing quick transitions.
  • the host The function that enables the information processing unit 100, which is a system, to control the power consumption mode of the HDD 2000 is referred to as DPM in this specification.
  • the information processing unit 100 which is the host system, determines which power consumption mode to transition to. It is possible to prevent the problem that it takes time to transition to the active mode due to the transition to the mode with less number of transitions.
  • the information processing unit 100 controls the current power consumption of the HDD 200 in order to control the change to the power consumption mode from the information processing unit 100 in a fine and appropriate manner.
  • the mode also allows you to detect something.
  • the host CPU 120 of the information processing unit 100 takes time to control various circuit blocks, for example, and issues an instruction to change the power consumption mode to the HDD 200 at an appropriate timing. Considering that there is a small possibility that data may not be transmitted when the data cannot be transmitted, the information processing unit 100 transitions from the power consumption mode to the lower power consumption mode for the HDD 200. By setting the longest waiting time in the case where the power consumption mode is set, it is possible to prevent the power consumption mode from remaining high even though there is no access from the information processing unit 100.
  • Controlled Advanced Power Management when a digital external device such as a personal computer is connected to the digital input / output terminal i0 of the USB standard, the recording / reproducing device of this embodiment is connected to the digital external device. Since it can be used as an auxiliary information storage device, the HDD 200 side predicts the access pattern from the digital external device and makes the HDD 200 switch the power consumption mode independently.
  • the conventional APM function can be used, and conventional intermittent access can also be performed.
  • the HDD 200 of the recording / reproducing apparatus when in the so-called Id1e mode, if no access has occurred for a predetermined time or more, a Standby Timer is used to make a transition to the Standby mode.
  • the HDD 200 of the recording / reproducing apparatus also has the Standby Timer function. Then, when the host CPU 120 of the information processing unit 100 of the recording / reproducing apparatus of this embodiment switches between using the DPM function or the APM function, and using the DPM function, In this way, various instructions such as which power consumption mode to switch to can be given to the HDD 200.
  • the information processing section 100 forms a command of a predetermined format in the host CPU 120 and supplies the command to the HDD 200 through the media controller 106.
  • the HDD 200 receives a command from the information processing unit 100 through the connection terminal 201 and the IZF circuit 202, supplies the command to the CPU 210, and sends the CPU 210 a CPU.
  • 210 can perform processing according to a command from the information processing unit 100.
  • the information processing unit 100 and the HDD 200 are, for example, concretely realizing the above-described functions as an example in a case where they are connected by an ATA standard interface. Explain the details. The details of the commands and the like that can be used in the interface of the ATA standard are published, for example, at (http://www.tlO.org/).
  • the DPM function uses the information processing unit 100
  • the information processing unit 100 controls the power consumption mode of the HDD 200 finely without expecting to estimate the access pattern of the HDD 200, thereby realizing a reduction in power consumption.
  • the information processing section 100 records data to the HDD 2000, reads data from the HDD 2000, provides various other commands, and reads the value of the HDD register.
  • the information processing unit 100 controls the power consumption mode of the HDD 2000 based on the control state of the HDD 2000 by the information processing unit 100. Like that.
  • the DPM function is disabled (Disabled) immediately after the power is turned on.
  • the DPM function is set by an extended Set Features (set features) command. It is assumed that DPM commands are enabled when is set to the enable (Enable) state. That is, immediately after the power is turned on, the conventional APM function is used in the HDD 200. Then, the information processing unit 100 sends a DP to the HDD 200 using a predetermined command. When the operation of the M function is instructed, the DPM function is operated in the HDD 200.
  • Fig. 6 is a diagram for explaining the format of the Set Features command.
  • Fig. 7 is a diagram for explaining the numerical values that can be set in the Features register of the Set Features command and the meaning thereof.
  • FIG. 6 is a diagram for explaining the format of the Set Features command.
  • Fig. 7 is a diagram for explaining the numerical values that can be set in the Features register of the Set Features command and the meaning thereof.
  • the Set Features command is executed by setting the desired value to seven 8-bit (1 byte) registers prepared in HDD 200. Various instructions are given from the information processing unit 100 to the HDD 200.
  • the seven available registers on the HDD 200 have a feature register, a Sector Count (sector one count) register, and a S ector Number (sector one number) register, cy 1 inder Low (cylinder one bit) register, Cylinder H There are igh (cylinder high) register, Device / Head (device / head) register, and Command (command) register.
  • the eVice / Head register is set with information specifying the device to be used.
  • the ATA standard allows two devices, a master device and a slave device, to be connected to one bus, and the Device ZHead register is a command for either device. Is set.
  • the MSB Most Significant
  • Bit (0) is set to 0 (Zero) in the 4th bit of the device instruction bit?
  • the command set is a Set Features command. "EF h" (h indicates that it is a hexadecimal notation) is set.
  • the valid Z invalidity of the DPM function is indicated by Sub Comm and Code of the Features register, and may be used as Sub Co mm and Code of the Features register. Possible values are predetermined as shown in FIG. The values that can be used as the Subcomm and Code of this Features Regis are to indicate that the DPM function is to be enabled (operate), and to disable the DPM function. (Inactive) is specified.
  • the DPM function is enabled, as shown in Figure 7.
  • H CAPM function Set Host Control led Advanced Power Management
  • FIGS. 8A to 8B are diagrams for explaining a specific example of the instruction command for enabling the DPM function and disabling the ZPM, and FIG. 8A shows a command for enabling the DPM function. FIG. 8B shows a command for disabling the DPM function.
  • the value of the Features register becomes “25 h”
  • Device / A command in which the value of the Head register becomes “A 0 h” as a predetermined value and the value of the Comm and register becomes “EF h” which is a value indicating the Set Features command is processed by the information processing unit 1. It will be supplied from HDD 0 to HDD 200. If each of the hexadecimal expressions "25h”, “AOh”, and "EFh” are represented by binary numbers, as shown in Fig.
  • the value of the Features register becomes “A5h” and D e
  • the processing unit 100 supplies the data to the HDD 2000. If the hexadecimal representation "A5h” is represented by a binary number, it becomes "101010101" as shown in Fig. 8B. In this way, the DPM function can be enabled or disabled in HDD 200 by changing the value of the Features register using the Set Features command. Is to be.
  • Fig. 9 is a diagram for explaining the format of the Idle Immedit command.
  • Fig. 10 shows the values that can be set in the Features register of the Idle Immedit command and their meanings. It is a figure for explaining.
  • the extended Id 1 e Imm deate command is also an 8-bit (1 byte) prepared in the HDD 200 similarly to the extended Set Features command described above.
  • Various instructions are given from the information processing unit 100 to the HDD 200 by setting target values in the seven registers.
  • the available registers of the HDD 200 are shown in Fig. 9, the Features register, the Sector Count register, and the Sector Number register. , Cylinder Low register, Cylinder High register, Device / Head register, and Comm and register. The function of each register is the same as that of the above-mentioned Set Features command. Then, the value of the Features register of the IdleImmediate command indicates which power consumption mode to shift to.
  • the values to be set in the Features register of the Idle Immediate command are defined as shown in FIG. That is, in this embodiment, as shown in FIG. 10, the value for indicating the immediate transition to the active mode (Active Immediate) is set to “00h”, and the Low Power The value for indicating immediate transition to r Active mode (Low Power Active Immediate) is "01h".
  • the value for instructing immediate transition to the Low Power Idle Immediate d iate mode is “03h”.
  • the information processing unit 100 sets the values of “00h” to “03h” shown in FIG. 10 in the Features register of the IdleImmediate command as necessary. This makes it possible to immediately shift to the power consumption mode intended for the power consumption mode of the HDD 200.
  • a predetermined value "A0h” is set in the Device / Head register, as in the case of the Set Features command described above.
  • the value “E1h” indicating the Idle Immediate command is set in the Command register.
  • FIGS. 11A to 11D are diagrams for explaining a specific example of an instruction command for instructing transition to the power consumption mode.
  • Fig. 11 A shows a command for instructing an immediate transition to the active mode (Active Immediate), and FIG. 11B shows an example of an immediate transition to the Low Power Active mode (Low Power Act Act). ive Immediate).
  • FIG. 11C shows a command for instructing an immediate transition to Acti V e Id 1 e mode (Active Idle Immediate), and FIG. A command for instructing immediate transition to Power Idle Immediate mode (Low Power Idle Immediate) is shown.
  • the value of the DV ice / Head register is a predetermined value for any command.
  • the value of Comm and Regis is "E1h”, which indicates that the command is an Id1eImmediate command in each case. is there.
  • the value in the Features register that indicates which power consumption mode is to be entered is the value that indicates the desired power consumption mode, as shown in Figs. 11A to 11D. It is one of "00h” to "03h".
  • the HDD 200 can be immediately shifted to the target power consumption mode.
  • the information processing unit 100 By issuing the Idle Immediate command shown in the figure, the power consumption mode of HDD 200 is immediately shifted from Acti Ve mode to Active Id 1 e mode. Can be When the HDD 200 receives the above-mentioned Id 1 e Immediate command from the information processing unit 100, the HDD 200 immediately shifts to the specified power consumption mode. Also, when the DPM function is disabled, the HDD 200 ignores the value of the Features register of the Idle Immediate command.
  • the information processing unit 100 In order to finely control the power consumption mode of the HDD 2000 from the information processing unit 100 by the DPM function described above, the information processing unit 100 It is necessary to be able to grasp it.
  • the HDD 200 is controlled by the Check Power Mode (check power mode) command defined in the ATA standard. Then, set the power consumption mode state to the Sector Control register.
  • Check Power Mode check power mode
  • FIGS. 12A to 12B are diagrams for explaining the format of the Check Power Mode command. 12A to 12B, FIG. 12A is an input command from the information processing unit 1000 as a host system to the HDD 200, and FIG. It is an output command from 00 to the information processing unit 100.
  • the extended Check Power Mode command is also provided on the HDD 200 in the same manner as the extended Set Features command described above.
  • Various instructions are given from the information processing unit 100 to the HDD 200 by setting the desired values to the 7 registers of 8 bits (1 byte). Things.
  • the information processing unit 100 When the information processing unit 100 wants to know the current power consumption mode of the HDD 200, the information processing unit 100 stores the value of the Device ZHead register value in the above-described Set Features command or Idle I mm. As in the case of the ediate command, the predetermined value is set to “A0h”, and the value of the Comm and register is set to C home Power Mode.
  • the HDD 200 issues a CheckPowerMode command with a value "E5h" indicating that the command is a command.
  • the HDD 200 When the HDD 200 receives the Check Power Mode command from the information processing unit 100, the HDD 200 outputs a register for output of the Check Power Mode command as shown in FIG. 12B. In the evening, a value indicating the power consumption mode is set so that the information processing unit 100 can refer to the value.
  • the registers for the output of the Check Power Mode command include an Error register, a Sector Counter register, and a Sector Counter. There are Number register, Cylinder Low register, Cylinder High register, Device ZHead register, and Status (status) register, and the value indicating power consumption mode is shown in the Sector Counter register. Is set.
  • FIGS. 13A to 13B show a block diagram of the sector control register output for the Check Power Mode command in order to notify the power consumption mode of the HDD 200.
  • FIG. 6 is a diagram for explaining an example of a value to be set. 13A to 13B, FIG. 13A shows values used to notify the power consumption mode when the DPM function is disabled, FIG. 13B shows the values used to report the power consumption mode in more detail when the DPM function is enabled.
  • the power consumption mode switching control is performed on the HDD 200 side, so the information processing unit 100 is notified of the rough power consumption mode. I just want to be able. Therefore, as shown in Fig. 13A, the DPM function is disabled and the APM function is not used.
  • the three states, Standby mode "0h”, Id1e mode "800h”, and Active or Id1e mode "FFh" Be notified.
  • the idle mode is also separated from the performance idle; low power active mode, active idle mode, and low power It is a general term for the three modes, ie, the Owe r I d 1 e mode. If any of these three modes is used, the I d 1 e mode is set.
  • the power consumption mode of the HDD 200 can be roughly grasped as in the case where the APM function shown in FIG. 13A is used. Instead, it allows you to understand in detail, for example, transition between Low Power Active mode and Active Idle mode, Active Power mode and Low Power Id 1 It is possible to instruct detailed changes such as transition to and from e-mode.
  • the HDD 200 sets its own power consumption mode according to the instruction from the information processing unit 100 that is the host system. Should not be changed. However, as described above, even when the power consumption control is being performed with the DPM function enabled, the information processing unit 100 may be in the power consumption mode of the HDD 200 due to some inconvenience. There is a possibility that control may not be possible or it may take time to control.
  • the HDD 2000 does not change the power consumption mode unless instructed by the information processing unit 100, power saving cannot be reliably achieved. Therefore, the maximum value (maximum time) for how much access from the information processing unit 100 to the HDD 200 changes to another power consumption mode when there is no access from the information processing unit 100 Is set, and based on this maximum value, the HDD 200 uses the HC APM function to independently change the power consumption mode. In the recording / reproducing apparatus according to the present embodiment, a conventional StandbyTimer is also used.
  • the HC APM function is valid (Enable) only when the DPM function is valid (E nab 1 e), so to say, it complements the D PM function. I can say.
  • the HCAPM function is synchronized with the DPM function only when the DPM function is enabled by the extended Set Features command as described with reference to FIGS. 6, 7, and 8A.
  • the APM function is not used together with the conventional APM function.
  • the transition time T1 from the active mode force to the low power active mode which is a criterion for determining whether to shift to the active mode, is determined in advance from the information processing unit 100 to the HDD 200. Set to 0.
  • the HDD 200 when the HDD 200 is in the Low Power Active mode, and for how long without access from the information processing unit 100, the HDD 200 itself becomes the The transition time T2 from the Low Power Active mode to the Active Idle mode as a criterion for determining whether to transition to the Idle mode is determined in advance from the information processing unit 100. Set to HDD 200.
  • the transition time T3 from Active Id 1 e mode to Low Power I d 1 e mode as a criterion for determining whether to transition to the Power I d 1 e mode is determined in advance by the information processing unit. Set from 100 to HDD 200.
  • the transition time T4 from the Low Power Id 1 e mode to the Standby mode which is a criterion for determining whether or not to make a transition, is set in advance from the information processing unit 100 to the HDD 200 in the transition mode T4 from the standby mode .
  • the transition times T1, T2, T3, and ⁇ 4 which are criteria for determining the transition from each power consumption mode to the next lower power consumption mode, are set as follows. It is supplied to the HDD 200 from the information processing unit 100 0 in advance, For example, the timer circuit 2 13 is set, and the HDD 200 does not change this transition time setting.
  • each of the transition times Tl, ⁇ 2, ⁇ 3, and ⁇ 4 is set to be substantially the same time.
  • the present invention is not limited to this, and it is of course possible to make the transition times Tl, ⁇ 2, ⁇ 3, and ⁇ 4 different, as described later.
  • the power consumption is controlled by the DPM function.
  • the value of the transition time interval plus ⁇ in the DPM function is set to the HDD by the H CAP ⁇ function. If the information processing unit 100 cannot control the power consumption mode of the HDD 200 or takes a long time to control it by setting it to 200, Based on the transition times Tl, ⁇ 2, ⁇ 3, and ⁇ 4, the HDD 210's CPU 210 cooperates with the timer circuit 213 to cause the HDD to independently transition the power consumption mode By doing so, an increase in power consumption can be avoided.
  • each power consumption mode to be set in advance is changed to the next lower power consumption mode.
  • the transition times T1, T2, ⁇ 3, and ⁇ 4 are set in the S Subc ommand Code of the Features register of the Extended Set Features command, and the Sector Co n nt register and Sector Number.
  • Regisu evening Sub Comm and Code S ecific (subcommand code specific) will be defined.
  • FIG. 9 is a diagram for explaining an extended Set Features command used.
  • Figure 15 shows the extended Set Features command for setting the transition times T1, T2, T3, and T4 from each power consumption mode to the next lower power consumption mode.
  • FIG. 15 the contents of the Device ZHead register and the Comm and register are the case of the extended Set Features command for instructing the enable / disable of the DPM function described with reference to Figure 6. It is the same content as. In other words, the value "1 0 1 0 0 0 0 0 0" (A0h) is set in the DeVic eZH ead register, and the Command register must contain the Set Features command. Is set to "1 1 1 0 1 1 1 1" (EFh).
  • a value “26h” is set in the Featurres register, indicating that the instruction is for setting a transition time used in the HCAPM function.
  • the Secret register information indicating a transition time from which power consumption mode to which power consumption mode is set is set.
  • the actual transition time is set by using the SubComm and Code Specific in the Sector Number register, but since the Sector Number register is also an 8-bit register, In this embodiment, 0 msec to 1000 msec is represented by 256 steps that can be represented by 8 bits. Therefore, the time per step is about 40 ms, and the HDD 2
  • the indicated actual transition time can be determined by multiplying the value of the SectorNumber register by 40 ms.
  • the recording / reproducing apparatus of this embodiment is provided with the DPM function and the HC APM function in addition to the APM function and the Standby Time function which are the conventional methods of power consumption control.
  • the information processing unit 100 can determine the power consumption mode of the HDD 200 by enabling the information processing unit 100 to know in detail the power consumption mode of the HDD 2000. Fine control enables efficient reduction of power consumption.
  • FIG. 18 is a list of power consumption control functions used in the recording / reproducing apparatus of this embodiment.
  • the part that is filled in with diagonal lines is Standby Timer (standby timer).
  • the function and APM (Advanced Power Management) function are provided from the HDD for the conventional personal computer.
  • the DPM (Direct Power Management) function and HCAPM (Host Control led Advanced Power Management) function are This is the part extended by the present invention.
  • APM function can be enabled or disabled.
  • the StandbyTimer function is disabled by default, but can be enabled independently of the DPM function by resetting it to be enabled.
  • the APM function is enabled in the default state, but can be set to disabled by resetting it to disabled.
  • mode 0 Zero
  • the so-called mode 0 (Zero) APM function is activated to perform the minimum power consumption control.
  • the DPM function and the HCAPM function are not used together.
  • the DPM function When the DPM function is enabled, it is not possible to enable or disable the Standby Time function, as shown in the lower half of the item name section in Fig. 18. It is possible to do so, but the APM function is always disabled. Then, as described above, when the DPM function is enabled, the HCAPM function is enabled in synchronization with this. In addition, the Standby Timer function can be used together.
  • power consumption control in the recording / reproducing apparatus of this embodiment will be summarized with reference to the flowchart of FIG. As described above, the recording / reproducing apparatus of this embodiment has the conventional APM function and DPM function, but if these are used at the same time, proper power consumption control cannot be performed.
  • FIG. 19 is a flowchart for explaining a power consumption control process which is performed when the power of the recording / reproducing apparatus of this embodiment is turned on.
  • the HDD 200 first activates the APM function and controls power consumption by the APM function (step S101). ).
  • step S102 it is confirmed whether or not a command for enabling the DPM function has been issued from the information processing section 100. Then, until the command to enable the DPM function is issued from the information processing unit 100, the HDD 2000 independently executes the information processing unit 100 according to the conventional APM function. Estimate the access pattern from 0 and switch the power consumption mode.
  • step S102 when it is determined that the information processing unit 100 has issued a command to enable the DPM function, the HDD 200 enables the DPM function and the HC APM function. Then, the APM function is disabled (step S103). Then, it is confirmed whether or not a command to disable the DPM function has been issued from the information processing section 100 (step S104). Then, until the command to disable the DPM function is issued from the information processing unit 100, the HDD 2 follows the newly installed DPM function, and the extension from the information processing unit 100 The power consumption control is performed by changing the power consumption mode according to the command instruction.
  • the HDD 200 can determine that the mode can be shifted to the power consumption mode with low power consumption. Is done.
  • Step S104 when it is determined that the command to disable the DPM function has been issued from the information processing unit 100, the HDD 200 disables the DPM function and the HC APM function. (Step S105), and the processing from Step S101 is repeated.
  • the Standby Time function can be used simultaneously with the conventional APM function and the new DPM function. Function or DPM function.
  • the information processing section 100 in the recording / reproducing apparatus of this embodiment grasps the state of the HDD 200 in the power consumption mode.
  • This processing is performed only by issuing a command from the information processing unit 100 to the HDD 200, such as an instruction to enable or disable the DPM function or setting a transition time for the HC APM function. Not a process.
  • the information processing unit 100 grasps the state of the power consumption mode of the HDD 2000, as described below, the HDD 200 itself grasps its own power consumption state, and The part 100 can be grasped by referring to it.
  • FIG. 20 is a flowchart for explaining the operation when the information processing unit 100 grasps the state of the power consumption mode of the HDD 200. For example, before the host CPU 120 of the information processing unit 100 issues a power consumption mode change command, there may be a case where the host CPU 120 wants to know the current power consumption mode of the HDD 200.
  • the host CPU 120 of the information processing section 100 executes the processing shown in FIG. 20 and first issues a Check Power Mode command (step S 201). .
  • the command from the information processing unit 100 is accepted by the HDD 200 (Step S202).
  • the HDD 200 receives a Check Power Mode command from the information processing unit 100
  • the CPU 210 of the HDD 200 determines whether the DPM function is currently enabled. Judgment is made (step S203).
  • the determination process in step S203 is a process of determining whether the DPM function is enabled or the APM function is enabled.
  • the HDD 200 outputs information indicating the current power consumption mode as shown in FIG. 13B.
  • a value that can be notified at a detailed level is set as a return value in the Sector Count register of the Check Power Mode (step S204).
  • step S203 If it is determined in step S203 that the DPM function is disabled and the APM function is enabled, the HDD 200 As shown in Fig. 13A, the value indicating the current power consumption mode can be reported at an approximate level as a return value, and this is set in the Check Point Register of the Check Power Mode. (Step S205).
  • the information processing section 100 makes the current power consumption mode of the HDD 200 valid by referring to the return value of the 3200: 3; It is made possible to grasp at a level according to the power consumption control function (step S206).
  • the recording / reproducing apparatus is configured such that the host CPU 120 of the information processing unit 100 responds to the access state (control state) of the own apparatus to the HDD 200 according to the HDD 2100.
  • Various commands such as changing the power consumption mode of 00, are formed and supplied to the HDD 200 through the media controller 106.
  • the HDD 200 receives a command through the connection terminal 201 and the IZF circuit 202, and supplies the received command to the CPU 210.
  • the CPU 210 of the HDD 200 can control the power supplied to each unit according to the received command, grasp the power consumption mode of the own device, and notify the information processing unit 100 of this. In this way, or in cooperation with the timer circuit 21, the power consumption mode switching timing can be detected and the power consumption mode switching performed.
  • the information processing unit 100 uses the HDD 200 in a fine-grained manner based on its own access state (control state) to the HDD 200. It will be possible to control power and reduce power consumption.
  • the drive is not limited to the HDD, but may be a drive for various disk recording media such as an optical disk such as a DVD and a magneto-optical disk such as an MD.
  • the information processing section 100 and the information storage section 200 such as an HDD do not necessarily need to be in the same housing, but are formed separately and connected by a predetermined interface cable.
  • the present invention can be applied to a case where the present invention is configured.
  • the case where the information processing unit 100 and the information storage unit 200 are connected by an ATA standard interface has been described as an example. It is not limited. Various interfaces can be used for connecting the information processing unit and the information storage unit such as the HDD.
  • commands corresponding to the various commands described in the case where the interface of the ATA standard is used may be formed and used according to the interface to be used.
  • the present invention is not limited to this, and the present invention can be applied to various recording apparatuses and reproducing apparatuses. That is, the present invention is applied not only when recording information signals such as AV data, but also when reading and reproducing information signals from a recording medium of a drive such as an HDD.
  • the information processing device can control the power consumption mode of the drive according to the access state of the management unit to the drive.
  • the HCAPM function is also enabled.However, even when the DPM function is used, the HCAPM function may not be used. it can.
  • the APM function can be switched between the DPM function and the SPM function, the StandbyTimer function can be used together, or the HCAPM function can be switched between enabled and disabled.
  • the external device Power supply is possible.
  • the APM function is used. If no external device is connected to the digital input / output terminal io even in the shooting mode or the normal mode, the DPM function is used. To be able to use. Of course, this is only an example, and it is possible to specify the case where only the APM function can be used and the case where the DPM function can be used.
  • the power consumption can be reduced and the temperature inside the housing can be reduced.
  • the side effect of accessing the information storage unit (storage unit) such as the HDD is short, and the secondary effect of reducing the probability of occurrence of malfunction due to shock such as disturbance is also obtained. Is made possible.
  • the present invention it is possible to efficiently and reliably reduce the power consumption of a disk drive such as an HDD or a DVD.
  • a disk drive such as an HDD or a DVD.
  • the battery life can be extended and the temperature inside the housing can be prevented from rising more than necessary.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Television Signal Processing For Recording (AREA)
  • Studio Devices (AREA)
  • Power Sources (AREA)
PCT/JP2003/016789 2003-02-10 2003-12-25 情報処理装置および消費電力制御方法 WO2004070594A1 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/541,637 US7412615B2 (en) 2003-02-10 2003-12-25 Information processing equipment and power consumption control method
EP03768270.5A EP1594038B1 (en) 2003-02-10 2003-12-25 Information processing device and consumption power control method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003-31866 2003-02-10
JP2003031866A JP4061492B2 (ja) 2003-02-10 2003-02-10 情報処理装置および消費電力制御方法

Publications (1)

Publication Number Publication Date
WO2004070594A1 true WO2004070594A1 (ja) 2004-08-19

Family

ID=32844316

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2003/016789 WO2004070594A1 (ja) 2003-02-10 2003-12-25 情報処理装置および消費電力制御方法

Country Status (6)

Country Link
US (1) US7412615B2 (zh)
EP (1) EP1594038B1 (zh)
JP (1) JP4061492B2 (zh)
KR (1) KR101032234B1 (zh)
CN (1) CN100555171C (zh)
WO (1) WO2004070594A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110753433A (zh) * 2014-06-30 2020-02-04 昕诺飞控股有限公司 设备管理

Families Citing this family (149)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7340616B2 (en) * 2004-05-26 2008-03-04 Intel Corporation Power management of storage units in a storage array
JP4295204B2 (ja) 2004-12-16 2009-07-15 インターナショナル・ビジネス・マシーンズ・コーポレーション 磁気ディスク装置の電力制御方法、プログラム、電力制御装置、および電子情報機器
KR20070013404A (ko) * 2005-07-26 2007-01-31 엘지전자 주식회사 저장 장치 전원 제어 장치 및 방법
JP4687329B2 (ja) * 2005-08-23 2011-05-25 セイコーエプソン株式会社 情報端末、及び、電池残量算出方法
JP4918766B2 (ja) * 2005-09-15 2012-04-18 株式会社日立製作所 光ディスク装置
US8799687B2 (en) 2005-12-30 2014-08-05 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including optimizing C-state selection under variable wakeup rates
JP4993911B2 (ja) * 2006-01-05 2012-08-08 ソニー株式会社 情報処理装置、撮像装置、および情報処理方法、並びにコンピュータ・プログラム
WO2008010795A1 (en) * 2006-07-18 2008-01-24 Agere Systems Inc. Systems and methods for modular power management
US8004617B2 (en) 2006-08-30 2011-08-23 Ati Technologies Ulc Stand-by mode transitioning
US7739533B2 (en) 2006-09-22 2010-06-15 Agere Systems Inc. Systems and methods for operational power management
US7778838B2 (en) * 2006-09-29 2010-08-17 Intel Corporation Apparatus, system and method for buffering audio data to allow low power states in a processing system during audio playback
US9128708B2 (en) * 2006-11-01 2015-09-08 Mediatek Inc. Power saving method and system applied in optical disk drive
US7971241B2 (en) * 2006-12-22 2011-06-28 Hitachi Global Storage Technologies Netherlands, B.V. Techniques for providing verifiable security in storage devices
JP2008252269A (ja) * 2007-03-29 2008-10-16 Hitachi Ltd ハイブリッドビデオカメラ
WO2009022421A1 (ja) * 2007-08-16 2009-02-19 Fujitsu Limited 記憶装置
US20090150696A1 (en) * 2007-12-10 2009-06-11 Justin Song Transitioning a processor package to a low power state
US7900071B2 (en) * 2008-02-14 2011-03-01 International Business Machines Corporation Apparatus and method to manage power in a computing device
US8112645B2 (en) * 2008-07-25 2012-02-07 Freescale Semiconductor, Inc. System and method for power management
US20130073889A1 (en) * 2008-08-26 2013-03-21 Richard Rauschmayer Systems and Methods for Modular Power Management
PL2239973T3 (pl) * 2009-04-09 2016-08-31 Airbus Defence & Space Oy Nagrywanie połączeń
US8239700B2 (en) * 2009-04-17 2012-08-07 Lsi Corporation Systems and methods for power dissipation control in a semiconductor device
US20100268917A1 (en) * 2009-04-17 2010-10-21 Lsi Corporation Systems and Methods for Ramped Power State Control in a Semiconductor Device
US20100269074A1 (en) * 2009-04-17 2010-10-21 Lsi Corporation Predictive Power Management Semiconductor Design Tool and Methods for Using Such
US8219776B2 (en) * 2009-09-23 2012-07-10 Lsi Corporation Logical-to-physical address translation for solid state disks
US8868809B2 (en) * 2009-11-30 2014-10-21 Lsi Corporation Interrupt queuing in a media controller architecture
US8245112B2 (en) * 2009-06-04 2012-08-14 Lsi Corporation Flash memory organization
US8166258B2 (en) * 2009-07-24 2012-04-24 Lsi Corporation Skip operations for solid state disks
US20100306451A1 (en) * 2009-06-01 2010-12-02 Joshua Johnson Architecture for nand flash constraint enforcement
US8321639B2 (en) * 2009-12-30 2012-11-27 Lsi Corporation Command tracking for direct access block storage devices
US8555141B2 (en) * 2009-06-04 2013-10-08 Lsi Corporation Flash memory organization
US8286004B2 (en) * 2009-10-09 2012-10-09 Lsi Corporation Saving encryption keys in one-time programmable memory
WO2011007391A1 (en) * 2009-07-15 2011-01-20 Hitachi, Ltd. Storage system, control method of storage device
US8433937B1 (en) * 2010-06-30 2013-04-30 Western Digital Technologies, Inc. Automated transitions power modes while continuously powering a power controller and powering down a media controller for at least one of the power modes
US8943334B2 (en) 2010-09-23 2015-01-27 Intel Corporation Providing per core voltage and frequency control
KR20120098325A (ko) * 2011-02-28 2012-09-05 에스케이하이닉스 주식회사 비휘발성 메모리 시스템 및 이를 위한 특성 정보 설정 방법
US9069555B2 (en) 2011-03-21 2015-06-30 Intel Corporation Managing power consumption in a multi-core processor
US8793515B2 (en) 2011-06-27 2014-07-29 Intel Corporation Increasing power efficiency of turbo mode operation in a processor
US8769316B2 (en) 2011-09-06 2014-07-01 Intel Corporation Dynamically allocating a power budget over multiple domains of a processor
US9213392B2 (en) 2011-09-08 2015-12-15 Avago Technologies General Ip (Singapore) Pte. Ltd. Systems and methods for governing power usage in an iterative decoding system
US8688883B2 (en) 2011-09-08 2014-04-01 Intel Corporation Increasing turbo mode residency of a processor
US9074947B2 (en) 2011-09-28 2015-07-07 Intel Corporation Estimating temperature of a processor core in a low power state without thermal sensor information
US8914650B2 (en) 2011-09-28 2014-12-16 Intel Corporation Dynamically adjusting power of non-core processor circuitry including buffer circuitry
US8954770B2 (en) 2011-09-28 2015-02-10 Intel Corporation Controlling temperature of multiple domains of a multi-domain processor using a cross domain margin
US8832478B2 (en) 2011-10-27 2014-09-09 Intel Corporation Enabling a non-core domain to control memory bandwidth in a processor
US9026815B2 (en) 2011-10-27 2015-05-05 Intel Corporation Controlling operating frequency of a core domain via a non-core domain of a multi-domain processor
US8856575B2 (en) 2011-10-28 2014-10-07 Lsi Corporation Systems and methods for power measurement in a data processing system
US9158693B2 (en) 2011-10-31 2015-10-13 Intel Corporation Dynamically controlling cache size to maximize energy efficiency
US8943340B2 (en) 2011-10-31 2015-01-27 Intel Corporation Controlling a turbo mode frequency of a processor
US9239611B2 (en) 2011-12-05 2016-01-19 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including balancing power among multi-frequency domains of a processor based on efficiency rating scheme
US8972763B2 (en) 2011-12-05 2015-03-03 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including determining an optimal power state of the apparatus based on residency time of non-core domains in a power saving state
US9052901B2 (en) 2011-12-14 2015-06-09 Intel Corporation Method, apparatus, and system for energy efficiency and energy conservation including configurable maximum processor current
US9372524B2 (en) 2011-12-15 2016-06-21 Intel Corporation Dynamically modifying a power/performance tradeoff based on processor utilization
US9098261B2 (en) 2011-12-15 2015-08-04 Intel Corporation User level control of power management policies
US8839009B2 (en) 2011-12-29 2014-09-16 Lsi Corporation Systems and methods for decimation based over-current control
US8972761B2 (en) 2012-02-01 2015-03-03 Lsi Corporation Systems and methods for idle clock insertion based power control
US9128717B2 (en) 2012-03-02 2015-09-08 Avago Technologies General Ip (Singapore) Pte. Ltd. Data processing system with thermal control
US9436245B2 (en) 2012-03-13 2016-09-06 Intel Corporation Dynamically computing an electrical design point (EDP) for a multicore processor
CN104169832B (zh) 2012-03-13 2017-04-19 英特尔公司 提供处理器的能源高效的超频操作
WO2013137862A1 (en) 2012-03-13 2013-09-19 Intel Corporation Dynamically controlling interconnect frequency in a processor
CN104204825B (zh) 2012-03-30 2017-06-27 英特尔公司 动态测量处理器中的功耗
US10185566B2 (en) 2012-04-27 2019-01-22 Intel Corporation Migrating tasks between asymmetric computing elements of a multi-core processor
US8984313B2 (en) 2012-08-31 2015-03-17 Intel Corporation Configuring power management functionality in a processor including a plurality of cores by utilizing a register to store a power domain indicator
US9063727B2 (en) 2012-08-31 2015-06-23 Intel Corporation Performing cross-domain thermal control in a processor
US9342122B2 (en) 2012-09-17 2016-05-17 Intel Corporation Distributing power to heterogeneous compute elements of a processor
US9423858B2 (en) 2012-09-27 2016-08-23 Intel Corporation Sharing power between domains in a processor package using encoded power consumption information from a second domain to calculate an available power budget for a first domain
US9575543B2 (en) 2012-11-27 2017-02-21 Intel Corporation Providing an inter-arrival access timer in a processor
US9183144B2 (en) 2012-12-14 2015-11-10 Intel Corporation Power gating a portion of a cache memory
US9292468B2 (en) 2012-12-17 2016-03-22 Intel Corporation Performing frequency coordination in a multiprocessor system based on response timing optimization
US9405351B2 (en) 2012-12-17 2016-08-02 Intel Corporation Performing frequency coordination in a multiprocessor system
US9235252B2 (en) 2012-12-21 2016-01-12 Intel Corporation Dynamic balancing of power across a plurality of processor domains according to power policy control bias
US9075556B2 (en) 2012-12-21 2015-07-07 Intel Corporation Controlling configurable peak performance limits of a processor
US9164565B2 (en) 2012-12-28 2015-10-20 Intel Corporation Apparatus and method to manage energy usage of a processor
US9081577B2 (en) 2012-12-28 2015-07-14 Intel Corporation Independent control of processor core retention states
US9335803B2 (en) 2013-02-15 2016-05-10 Intel Corporation Calculating a dynamically changeable maximum operating voltage value for a processor based on a different polynomial equation using a set of coefficient values and a number of current active cores
US9367114B2 (en) 2013-03-11 2016-06-14 Intel Corporation Controlling operating voltage of a processor
US9395784B2 (en) 2013-04-25 2016-07-19 Intel Corporation Independently controlling frequency of plurality of power domains in a processor system
US9377841B2 (en) 2013-05-08 2016-06-28 Intel Corporation Adaptively limiting a maximum operating frequency in a multicore processor
US9823719B2 (en) 2013-05-31 2017-11-21 Intel Corporation Controlling power delivery to a processor via a bypass
US9471088B2 (en) 2013-06-25 2016-10-18 Intel Corporation Restricting clock signal delivery in a processor
US9348401B2 (en) 2013-06-25 2016-05-24 Intel Corporation Mapping a performance request to an operating frequency in a processor
US9348407B2 (en) 2013-06-27 2016-05-24 Intel Corporation Method and apparatus for atomic frequency and voltage changes
US9377836B2 (en) 2013-07-26 2016-06-28 Intel Corporation Restricting clock signal delivery based on activity in a processor
US9495001B2 (en) 2013-08-21 2016-11-15 Intel Corporation Forcing core low power states in a processor
US10386900B2 (en) 2013-09-24 2019-08-20 Intel Corporation Thread aware power management
US9405345B2 (en) 2013-09-27 2016-08-02 Intel Corporation Constraining processor operation based on power envelope information
US9594560B2 (en) 2013-09-27 2017-03-14 Intel Corporation Estimating scalability value for a specific domain of a multicore processor based on active state residency of the domain, stall duration of the domain, memory bandwidth of the domain, and a plurality of coefficients based on a workload to execute on the domain
US9501128B2 (en) * 2013-10-30 2016-11-22 Globalfoundries Inc. Cooperative reduced power mode suspension for high input/output (‘I/O’) workloads
US9494998B2 (en) 2013-12-17 2016-11-15 Intel Corporation Rescheduling workloads to enforce and maintain a duty cycle
US9459689B2 (en) 2013-12-23 2016-10-04 Intel Corporation Dyanamically adapting a voltage of a clock generation circuit
US9323525B2 (en) 2014-02-26 2016-04-26 Intel Corporation Monitoring vector lane duty cycle for dynamic optimization
US10108454B2 (en) 2014-03-21 2018-10-23 Intel Corporation Managing dynamic capacitance using code scheduling
US9665153B2 (en) 2014-03-21 2017-05-30 Intel Corporation Selecting a low power state based on cache flush latency determination
US10417149B2 (en) 2014-06-06 2019-09-17 Intel Corporation Self-aligning a processor duty cycle with interrupts
US9760158B2 (en) 2014-06-06 2017-09-12 Intel Corporation Forcing a processor into a low power state
US9513689B2 (en) 2014-06-30 2016-12-06 Intel Corporation Controlling processor performance scaling based on context
US9606602B2 (en) 2014-06-30 2017-03-28 Intel Corporation Method and apparatus to prevent voltage droop in a computer
US9575537B2 (en) 2014-07-25 2017-02-21 Intel Corporation Adaptive algorithm for thermal throttling of multi-core processors with non-homogeneous performance states
CN104102565A (zh) * 2014-07-26 2014-10-15 蔡敏灵 一种西数硬盘电路板再生设备及再生方法
US9760136B2 (en) 2014-08-15 2017-09-12 Intel Corporation Controlling temperature of a system memory
US9671853B2 (en) 2014-09-12 2017-06-06 Intel Corporation Processor operating by selecting smaller of requested frequency and an energy performance gain (EPG) frequency
US10339023B2 (en) 2014-09-25 2019-07-02 Intel Corporation Cache-aware adaptive thread scheduling and migration
US9977477B2 (en) 2014-09-26 2018-05-22 Intel Corporation Adapting operating parameters of an input/output (IO) interface circuit of a processor
US9684360B2 (en) 2014-10-30 2017-06-20 Intel Corporation Dynamically controlling power management of an on-die memory of a processor
US9703358B2 (en) 2014-11-24 2017-07-11 Intel Corporation Controlling turbo mode frequency operation in a processor
US10048744B2 (en) 2014-11-26 2018-08-14 Intel Corporation Apparatus and method for thermal management in a multi-chip package
US20160147280A1 (en) 2014-11-26 2016-05-26 Tessil Thomas Controlling average power limits of a processor
US9710043B2 (en) 2014-11-26 2017-07-18 Intel Corporation Controlling a guaranteed frequency of a processor
US10877530B2 (en) 2014-12-23 2020-12-29 Intel Corporation Apparatus and method to provide a thermal parameter report for a multi-chip package
US20160224098A1 (en) 2015-01-30 2016-08-04 Alexander Gendler Communicating via a mailbox interface of a processor
US9639134B2 (en) 2015-02-05 2017-05-02 Intel Corporation Method and apparatus to provide telemetry data to a power controller of a processor
US10234930B2 (en) 2015-02-13 2019-03-19 Intel Corporation Performing power management in a multicore processor
US9910481B2 (en) 2015-02-13 2018-03-06 Intel Corporation Performing power management in a multicore processor
US9874922B2 (en) 2015-02-17 2018-01-23 Intel Corporation Performing dynamic power control of platform devices
US9842082B2 (en) 2015-02-27 2017-12-12 Intel Corporation Dynamically updating logical identifiers of cores of a processor
US9710054B2 (en) 2015-02-28 2017-07-18 Intel Corporation Programmable power management agent
US9760160B2 (en) 2015-05-27 2017-09-12 Intel Corporation Controlling performance states of processing engines of a processor
US9710041B2 (en) 2015-07-29 2017-07-18 Intel Corporation Masking a power state of a core of a processor
US10001822B2 (en) 2015-09-22 2018-06-19 Intel Corporation Integrating a power arbiter in a processor
US9904543B2 (en) 2015-10-26 2018-02-27 Hewlett-Packard Development Company, L.P. Setting a build indicator to enable or disable a feature
US9983644B2 (en) 2015-11-10 2018-05-29 Intel Corporation Dynamically updating at least one power management operational parameter pertaining to a turbo mode of a processor for increased performance
US9910470B2 (en) 2015-12-16 2018-03-06 Intel Corporation Controlling telemetry data communication in a processor
US10146286B2 (en) 2016-01-14 2018-12-04 Intel Corporation Dynamically updating a power management policy of a processor
US10289188B2 (en) 2016-06-21 2019-05-14 Intel Corporation Processor having concurrent core and fabric exit from a low power state
US10324519B2 (en) 2016-06-23 2019-06-18 Intel Corporation Controlling forced idle state operation in a processor
US10281975B2 (en) 2016-06-23 2019-05-07 Intel Corporation Processor having accelerated user responsiveness in constrained environment
US10379596B2 (en) 2016-08-03 2019-08-13 Intel Corporation Providing an interface for demotion control information in a processor
US10379904B2 (en) 2016-08-31 2019-08-13 Intel Corporation Controlling a performance state of a processor using a combination of package and thread hint information
US10234920B2 (en) 2016-08-31 2019-03-19 Intel Corporation Controlling current consumption of a processor based at least in part on platform capacitance
US10423206B2 (en) 2016-08-31 2019-09-24 Intel Corporation Processor to pre-empt voltage ramps for exit latency reductions
US10168758B2 (en) 2016-09-29 2019-01-01 Intel Corporation Techniques to enable communication between a processor and voltage regulator
US10429919B2 (en) 2017-06-28 2019-10-01 Intel Corporation System, apparatus and method for loose lock-step redundancy power management
US11593544B2 (en) 2017-08-23 2023-02-28 Intel Corporation System, apparatus and method for adaptive operating voltage in a field programmable gate array (FPGA)
US10620266B2 (en) 2017-11-29 2020-04-14 Intel Corporation System, apparatus and method for in-field self testing in a diagnostic sleep state
US10620682B2 (en) 2017-12-21 2020-04-14 Intel Corporation System, apparatus and method for processor-external override of hardware performance state control of a processor
US10620969B2 (en) 2018-03-27 2020-04-14 Intel Corporation System, apparatus and method for providing hardware feedback information in a processor
US10739844B2 (en) 2018-05-02 2020-08-11 Intel Corporation System, apparatus and method for optimized throttling of a processor
US10955899B2 (en) 2018-06-20 2021-03-23 Intel Corporation System, apparatus and method for responsive autonomous hardware performance state control of a processor
US10976801B2 (en) 2018-09-20 2021-04-13 Intel Corporation System, apparatus and method for power budget distribution for a plurality of virtual machines to execute on a processor
US10860083B2 (en) 2018-09-26 2020-12-08 Intel Corporation System, apparatus and method for collective power control of multiple intellectual property agents and a shared power rail
US11656676B2 (en) 2018-12-12 2023-05-23 Intel Corporation System, apparatus and method for dynamic thermal distribution of a system on chip
US11256657B2 (en) 2019-03-26 2022-02-22 Intel Corporation System, apparatus and method for adaptive interconnect routing
US11442529B2 (en) 2019-05-15 2022-09-13 Intel Corporation System, apparatus and method for dynamically controlling current consumption of processing circuits of a processor
JP7288189B2 (ja) * 2019-05-29 2023-06-07 富士通株式会社 ジョブ電力予測プログラム、ジョブ電力予測方法、およびジョブ電力予測装置
US11698812B2 (en) 2019-08-29 2023-07-11 Intel Corporation System, apparatus and method for providing hardware state feedback to an operating system in a heterogeneous processor
US11366506B2 (en) 2019-11-22 2022-06-21 Intel Corporation System, apparatus and method for globally aware reactive local power control in a processor
US11132201B2 (en) 2019-12-23 2021-09-28 Intel Corporation System, apparatus and method for dynamic pipeline stage control of data path dominant circuitry of an integrated circuit
JP2021149998A (ja) * 2020-03-23 2021-09-27 キオクシア株式会社 メモリシステムおよび情報機器
CN114034979A (zh) * 2021-11-12 2022-02-11 昆明理工大学 一种交流输电线路测距方法及系统
US11921564B2 (en) 2022-02-28 2024-03-05 Intel Corporation Saving and restoring configuration and status information with reduced latency

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988000915A1 (en) 1986-07-31 1988-02-11 Ruehland Lothar Collection tank for reusable product
JPH07200106A (ja) * 1993-12-28 1995-08-04 Mitsubishi Electric Corp 電源制御回路
JP2000173152A (ja) * 1998-11-27 2000-06-23 Internatl Business Mach Corp <Ibm> 消費エネルギー低減方法
JP2000227892A (ja) * 1990-11-22 2000-08-15 Hitachi Ltd 周辺制御装置およびscsiバス制御装置
JP2001222346A (ja) * 2000-02-10 2001-08-17 Toshiba Corp コンピュータ、コンピュータシステム、および省電力制御方法
JP2002320221A (ja) * 2001-04-23 2002-10-31 Canon Inc 映像配信システム、映像処理装置、映像撮影装置、状態復帰方法及び記憶媒体
EP1383031A1 (en) 2001-04-24 2004-01-21 Sony Corporation Information processing apparatus

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04192014A (ja) 1990-11-27 1992-07-10 Hitachi Ltd 情報処理装置
JP2801477B2 (ja) 1992-09-22 1998-09-21 キヤノン株式会社 画像信号処理装置
JPH07302473A (ja) * 1994-05-09 1995-11-14 Fujitsu Ltd 記憶装置及び記録再生システム
JP3003088B2 (ja) * 1994-06-10 2000-01-24 住友イートンノバ株式会社 イオン注入装置
US5727221A (en) * 1994-12-22 1998-03-10 Texas Instruments Incorporated Computer system power management interconnection circuitry and systems
US5774292A (en) * 1995-04-13 1998-06-30 International Business Machines Corporation Disk drive power management system and method
JP3213208B2 (ja) 1995-06-22 2001-10-02 インターナショナル・ビジネス・マシーンズ・コーポレーション 情報処理装置及びその制御方法
US5682273A (en) * 1995-06-30 1997-10-28 International Business Machines Corporation Disk drive for portable computer with adaptive demand-driven power management
JP2974950B2 (ja) 1995-10-26 1999-11-10 インターナショナル・ビジネス・マシーンズ・コーポレイション 情報処理システム
JP3834861B2 (ja) 1996-04-02 2006-10-18 株式会社日立製作所 映像記録装置
US6353894B1 (en) * 1999-04-08 2002-03-05 Mitsumi Electric Co., Ltd. Power management system
US6147618A (en) * 1999-09-15 2000-11-14 Ilife Systems, Inc. Apparatus and method for reducing power consumption in physiological condition monitors
JP2001222380A (ja) 2000-02-07 2001-08-17 Hitachi Ltd 外部記憶装置とそれを備えた情報処理システム
US6622252B1 (en) * 2000-04-12 2003-09-16 International Business Machines Corporation Data storage device having selectable performance modes for use in dual powered portable devices
JP4547771B2 (ja) * 2000-04-28 2010-09-22 ソニー株式会社 情報処理システム、情報処理方法、情報処理装置
US6725385B1 (en) * 2000-09-11 2004-04-20 International Business Machines Corporation Intelligent electronic power controller
US6590730B2 (en) * 2001-01-05 2003-07-08 Creative Technology Ltd. System for managing power in a portable music player

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988000915A1 (en) 1986-07-31 1988-02-11 Ruehland Lothar Collection tank for reusable product
JP2000227892A (ja) * 1990-11-22 2000-08-15 Hitachi Ltd 周辺制御装置およびscsiバス制御装置
JPH07200106A (ja) * 1993-12-28 1995-08-04 Mitsubishi Electric Corp 電源制御回路
JP2000173152A (ja) * 1998-11-27 2000-06-23 Internatl Business Mach Corp <Ibm> 消費エネルギー低減方法
JP2001222346A (ja) * 2000-02-10 2001-08-17 Toshiba Corp コンピュータ、コンピュータシステム、および省電力制御方法
JP2002320221A (ja) * 2001-04-23 2002-10-31 Canon Inc 映像配信システム、映像処理装置、映像撮影装置、状態復帰方法及び記憶媒体
EP1383031A1 (en) 2001-04-24 2004-01-21 Sony Corporation Information processing apparatus

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1594038A4 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110753433A (zh) * 2014-06-30 2020-02-04 昕诺飞控股有限公司 设备管理

Also Published As

Publication number Publication date
US7412615B2 (en) 2008-08-12
CN1748194A (zh) 2006-03-15
JP4061492B2 (ja) 2008-03-19
KR20050095829A (ko) 2005-10-04
US20060123259A1 (en) 2006-06-08
JP2004241093A (ja) 2004-08-26
EP1594038A1 (en) 2005-11-09
KR101032234B1 (ko) 2011-05-02
EP1594038A4 (en) 2011-11-02
CN100555171C (zh) 2009-10-28
EP1594038B1 (en) 2014-11-19

Similar Documents

Publication Publication Date Title
WO2004070594A1 (ja) 情報処理装置および消費電力制御方法
KR20050013524A (ko) 정보 처리 장치, 정보 처리 방법 및 정보 처리 프로그램
JP4196491B2 (ja) ディスクドライブ装置、ビデオカメラ装置およびディスクドライブ装置におけるデータ処理方法
US7535666B2 (en) Disk-type storage medium driving apparatus and disk-type storage medium rotation speed control method
JP2000195144A (ja) 記録媒体駆動装置および方法、情報記録再生システムおよび方法、並びに提供媒体
JP4135755B2 (ja) 情報記録再生装置及びデータ移動方法
JP2008177769A (ja) 記録再生装置
JP2003309797A (ja) 低消費電力モードを備えたハードディスクビデオカメラ
JP4993911B2 (ja) 情報処理装置、撮像装置、および情報処理方法、並びにコンピュータ・プログラム
JP2002258996A (ja) Hdd管理装置及び電源管理方法
JP2008021290A (ja) ストレージ装置、ストレージコントローラ、及び情報処理装置
JP2008187415A (ja) 映像音声記録再生装置
JP2009110612A (ja) 記録再生装置
JP2004220382A (ja) 記録再生装置
JP2000149464A (ja) 記録再生装置および方法、並びに提供媒体
JP4720787B2 (ja) 情報記録再生装置及びデータ移動方法
JP2007018417A (ja) Ataディスクアレイ装置、ataディスクアレイ装置の動作制御方法、及び動作制御プログラム
JP4428129B2 (ja) 記録装置および方法、並びにプログラム
JP2007317328A (ja) 画像記録再生装置
WO2004059638A1 (ja) ディスク装置、ディスク装置の制御方法、ディスク装置の制御方法のプログラム
US20080094745A1 (en) Playback equipment and supplying method in playback equipment
JP2002170322A (ja) 記録再生ディスク制御装置、記録再生ディスク制御方法および記録再生ディスク装置
JP2004235679A (ja) 撮像装置
JP2010123181A (ja) 情報処理装置および情報処理方法
JP2002203370A (ja) ホストシステムおよびドライブ装置ならびにホストシステムのための情報記録読み出し方法およびドライブ装置のための情報記録読み出し方法

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN KR US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 1020057011699

Country of ref document: KR

ENP Entry into the national phase

Ref document number: 2006123259

Country of ref document: US

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 10541637

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2003768270

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 20038A96406

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 1020057011699

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003768270

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10541637

Country of ref document: US