WO1997005758A1 - Verfahren zur herstellung von durchkontaktierten leiterplatten oder mehrlagenleiterplatten (multilayer) - Google Patents
Verfahren zur herstellung von durchkontaktierten leiterplatten oder mehrlagenleiterplatten (multilayer) Download PDFInfo
- Publication number
- WO1997005758A1 WO1997005758A1 PCT/EP1996/003134 EP9603134W WO9705758A1 WO 1997005758 A1 WO1997005758 A1 WO 1997005758A1 EP 9603134 W EP9603134 W EP 9603134W WO 9705758 A1 WO9705758 A1 WO 9705758A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- rinsing
- water
- rinse
- acid
- printed circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
- H05K3/424—Plated through-holes or plated via connections characterised by electroplating method by direct electroplating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0055—After-treatment, e.g. cleaning or desmearing of holes
Definitions
- the present invention relates to a process for the production of plated-through circuit boards or multilayer printed circuit boards based on polymers with conductive polymers using a combined desmear and direct metallization process (multilayer), in which the polymer-based base materials provided with boreholes are subjected to a series of process steps become.
- Multi-layer circuits must be chemically cleaned after the drilling process in order to remove the so-called smear (resin smearings which arise during the drilling process on the copper inner layers) from the inner layers. This is necessary in order to ensure a perfect connection of the copper layer of the subsequent through-contacting process to the inner layer.
- the cleaning process is also called "Desmear” and usually takes place in an alkaline permanganate solution which, after a previous swelling of the resin with solvents, removes the smear oxidatively.
- the via process follows, in the course of which the borehole walls are metallized with copper.
- This metallization takes place either by chemical copper plating or by direct metallization.
- Such direct metallization processes are described in many different ways. For example, there are processes in which the non-conductive borehole wall is activated by Pd nucleation, or by covering it with carbon particles.
- DE-PS 38 06 884 describes a direct metallization process which includes a treatment step in permanganate to produce a conductive polymer film on the borehole wall.
- the permanganate solution for forming the polymer film is generally used in the pH range from 5 to 9.
- DE-A-40 40 226 proposes a process sequence which contains two permanganate steps connected in series in order to solve the aforementioned problems. In fact, it is possible with this workflow to produce good quality circuit boards.
- New polythiophenes and their use are known from EP 0 339 340, including 3,4-ethylenedioxythiophene. These substances are primarily intended to be antistatic. Equipment of the electrical current not or only poorly conductive substrates are used.
- the object of the invention is to develop a simplified and yet very reliable method for the production of plated-through circuit boards, which manages with only one permanganate step and nevertheless leads to optimal results.
- the surprising solution to the problem is probably due to the fact that the brown stone which was formed on the perforated walls after the permanganate treatment is superficially changed by the treatment with an acid solution (step 4) in such a way that the later polymer film formation can be better controlled and realized with a very wide working window becomes.
- a possible explanation is based on the fact that the deposited manganese dioxide contains an amount of hydroxidium that cannot be defined. If necessary, this could delay the polymerization step in the initial phase.
- To avoid premature polymerization of the now weak on the surface acid brown stone is rinsed again and neutralized with a very weakly alkaline solution (step 6). Reproducible good practical results can only be achieved by using this rinsing sequence.
- Polystyrene sulfonic acid is preferably used as the acid in the subsequent fixation, but also with other acids, e.g. H “So, naphthalene-1,5-disulfonic acid, dodecylbenzenesulfonic acid, polyphosphoric acid and polystyrene sulfonic acid, optionally with the addition of 3,4-ethylenedioxythiophene, good results can be achieved.
- the described method can be used in conventional immersion systems as well as in horizontal continuous systems. If necessary, the steps catalyzing (8) and fixing (9) can also be combined into one step.
- Glass fiber reinforced epoxy resin base material (FR-4) was used for all examples. The material was drilled and deburred.
- the materials thus desmeared were further processed (plated through) in standard direct metallization processes based on conductive polymers.
- circuit boards were copper-plated to approx. 25 to 30 ⁇ m. A plate was removed after 3 minutes to carry out a transmitted light test (see table for result).
- the fully coppered plates were immersed in a solder bath of 288 ° C for 10 seconds to simulate the conditions of the soldering process (thermal stress). A cross section was then made and the Cu / Cu deposition on the inner layer and the complete coverage of the borehole wall were assessed (for results see table).
- the plates were diversified after these two steps and processed directly after different work steps.
- d n means a complete, error-free assignment.
- the evaluation of d. to d stand for increasing poorer and incomplete copper coverage.
- the test specimens are sawn out of the circuit so that the borehole is halved vertically, so that the plated-through area is visible. Then the sample is illuminated from below and viewed through a microscope.
- Drilled and deburred substrates are treated as follows
- step i) is carried out with
- Acidic rinse 0.1 to 200 g / 1 H 2 S0 4 10 to 120 see Alkaline rinse: pH 8 to 9.5 10 to 120 see Catalyst: 3, 4-ethylenedioxy 10 see to 5 min thiophene + emulsifier 0. 1 to 10 g / 1
- Fix acid, preferably 10 to 5 min polystyrene sulfonic acid 0.5 to 100 g / 1 other acids 5 to 200 g / 1
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Chemically Coating (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Laminated Bodies (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/000,473 US6007866A (en) | 1995-07-25 | 1996-07-17 | Process and device for producing through-connected printed circuit boards and multilayered printed circuit boards |
CA002227600A CA2227600A1 (en) | 1995-07-25 | 1996-07-17 | Process and device for producing through-connected printed circuit boards and multilayered printed circuit boards |
AU67003/96A AU6700396A (en) | 1995-07-25 | 1996-07-17 | Process and device for producing through-connected printed circuit boards and multilayered printed circuit boards |
DE59605989T DE59605989D1 (de) | 1995-07-25 | 1996-07-17 | Verfahren zur herstellung von durchkontaktierten leiterplatten oder mehrlagenleiterplatten (multilayer) |
EP96927026A EP0840994B1 (de) | 1995-07-25 | 1996-07-17 | Verfahren zur herstellung von durchkontaktierten leiterplatten oder mehrlagenleiterplatten (multilayer) |
JP50718097A JP3804981B2 (ja) | 1995-07-25 | 1996-07-17 | 直通接続プリント回路板または多層プリント回路板の製造方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19527056A DE19527056C1 (de) | 1995-07-25 | 1995-07-25 | Verfahren zur Herstellung von durchkontaktierten Leiterplatten oder Mehrlagenleiterplatten (Multilayer) |
DE19527056.8 | 1995-07-25 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1997005758A1 true WO1997005758A1 (de) | 1997-02-13 |
Family
ID=7767675
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP1996/003134 WO1997005758A1 (de) | 1995-07-25 | 1996-07-17 | Verfahren zur herstellung von durchkontaktierten leiterplatten oder mehrlagenleiterplatten (multilayer) |
Country Status (10)
Country | Link |
---|---|
US (1) | US6007866A (de) |
EP (1) | EP0840994B1 (de) |
JP (1) | JP3804981B2 (de) |
KR (1) | KR100394560B1 (de) |
CN (1) | CN1083234C (de) |
AU (1) | AU6700396A (de) |
CA (1) | CA2227600A1 (de) |
DE (2) | DE19527056C1 (de) |
ES (1) | ES2152035T3 (de) |
WO (1) | WO1997005758A1 (de) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19903108A1 (de) * | 1999-01-27 | 2000-08-03 | Bayer Ag | Verfahren zur direkten galvanischen Durchkontaktierung von Leiterplatten |
DE10124631C1 (de) * | 2001-05-18 | 2002-11-21 | Atotech Deutschland Gmbh | Verfahren zum direkten elektrolytischen Metallisieren von elektrisch nichtleiteitenden Substratoberflächen |
DE10220684B4 (de) * | 2002-05-10 | 2011-12-08 | Enthone Inc. | Verwendung eines Verfahrens zur Herstellung leitender Polymere mit hoher Metallisierungsfähigkeit zur Durchmetallisierung von kaschierten Basismaterialien zur Leiterplattenherstellung |
US20050227049A1 (en) * | 2004-03-22 | 2005-10-13 | Boyack James R | Process for fabrication of printed circuit boards |
EP1870491B1 (de) * | 2006-06-22 | 2015-05-27 | Enthone, Inc. | Verbessertes Verfahren zur Direktmetallisierung von elektrisch nicht leitfähigen Substratoberflächen, insbesondere Polyimidoberflächen |
CN104018196A (zh) * | 2013-02-28 | 2014-09-03 | 武汉孟鼎电化学技术有限公司 | 印制线路板无化学镀直接电镀方法 |
CN107278056A (zh) * | 2016-04-08 | 2017-10-20 | 东莞市斯坦得电子材料有限公司 | 一种用于印制电路板有机导电膜孔金属化的工艺 |
CN110483819B (zh) * | 2019-07-09 | 2022-05-17 | 江苏大学 | 一种基于溶胀-原位聚合反应的形状记忆聚合物基线路板的制备方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0339341A2 (de) * | 1988-04-21 | 1989-11-02 | Bayer Ag | Elektrisch leitfähige Polyheteroaromaten und ein Verfahren zu ihrer Herstellung |
DE4040226A1 (de) * | 1990-12-15 | 1992-06-17 | Hoellmueller Maschbau H | Verfahren zur herstellung von durchkontaktierten leiterplatten oder multilayern |
WO1992020204A1 (de) * | 1991-04-26 | 1992-11-12 | Blasberg Oberflächentechnik GmbH | Mittel zur selektiven ausbildung einer dünnen oxidierenden schicht |
EP0553671A1 (de) * | 1992-01-29 | 1993-08-04 | Bayer Ag | Verfahren zur Durchkontaktierung von zweilagigen Leiterplatten und Multilayern |
EP0707440A1 (de) * | 1994-10-12 | 1996-04-17 | Bayer Ag | Verfahren zur direkten galvanischen Durchkontaktierung von zweilagigen Leiterplatten und Multilayern |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4315045A (en) * | 1978-12-19 | 1982-02-09 | Crown City Plating Co. | Conditioning of polyamides for electroless plating |
DE3843412A1 (de) * | 1988-04-22 | 1990-06-28 | Bayer Ag | Neue polythiophene, verfahren zu ihrer herstellung und ihre verwendung |
DE3928832C2 (de) * | 1989-08-31 | 1995-04-20 | Blasberg Oberflaechentech | Verfahren zur Herstellung von durchkontaktierten Leiterplatten und Leiterplatten-Halbzeug |
DE3931003A1 (de) * | 1989-09-14 | 1991-03-28 | Schering Ag | Verfahren zur direkten metallisierung von leiterplatten |
DE3939676C2 (de) * | 1989-11-28 | 1994-01-27 | Schering Ag | Metallisierung von Nichtleitern |
-
1995
- 1995-07-25 DE DE19527056A patent/DE19527056C1/de not_active Expired - Fee Related
-
1996
- 1996-07-17 JP JP50718097A patent/JP3804981B2/ja not_active Expired - Fee Related
- 1996-07-17 US US09/000,473 patent/US6007866A/en not_active Expired - Lifetime
- 1996-07-17 WO PCT/EP1996/003134 patent/WO1997005758A1/de active IP Right Grant
- 1996-07-17 KR KR10-1998-0700606A patent/KR100394560B1/ko not_active IP Right Cessation
- 1996-07-17 CN CN96196976A patent/CN1083234C/zh not_active Expired - Fee Related
- 1996-07-17 DE DE59605989T patent/DE59605989D1/de not_active Expired - Fee Related
- 1996-07-17 ES ES96927026T patent/ES2152035T3/es not_active Expired - Lifetime
- 1996-07-17 EP EP96927026A patent/EP0840994B1/de not_active Expired - Lifetime
- 1996-07-17 CA CA002227600A patent/CA2227600A1/en not_active Abandoned
- 1996-07-17 AU AU67003/96A patent/AU6700396A/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0339341A2 (de) * | 1988-04-21 | 1989-11-02 | Bayer Ag | Elektrisch leitfähige Polyheteroaromaten und ein Verfahren zu ihrer Herstellung |
DE4040226A1 (de) * | 1990-12-15 | 1992-06-17 | Hoellmueller Maschbau H | Verfahren zur herstellung von durchkontaktierten leiterplatten oder multilayern |
WO1992020204A1 (de) * | 1991-04-26 | 1992-11-12 | Blasberg Oberflächentechnik GmbH | Mittel zur selektiven ausbildung einer dünnen oxidierenden schicht |
EP0553671A1 (de) * | 1992-01-29 | 1993-08-04 | Bayer Ag | Verfahren zur Durchkontaktierung von zweilagigen Leiterplatten und Multilayern |
EP0707440A1 (de) * | 1994-10-12 | 1996-04-17 | Bayer Ag | Verfahren zur direkten galvanischen Durchkontaktierung von zweilagigen Leiterplatten und Multilayern |
Also Published As
Publication number | Publication date |
---|---|
EP0840994A1 (de) | 1998-05-13 |
JP3804981B2 (ja) | 2006-08-02 |
CN1196161A (zh) | 1998-10-14 |
EP0840994B1 (de) | 2000-10-11 |
KR100394560B1 (ko) | 2003-10-17 |
US6007866A (en) | 1999-12-28 |
CN1083234C (zh) | 2002-04-17 |
KR19990035945A (ko) | 1999-05-25 |
JPH11509985A (ja) | 1999-08-31 |
AU6700396A (en) | 1997-02-26 |
CA2227600A1 (en) | 1997-02-13 |
ES2152035T3 (es) | 2001-01-16 |
DE19527056C1 (de) | 1996-11-28 |
DE59605989D1 (de) | 2000-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60200891T2 (de) | Direkte elektrolytische metallisierung von nicht leitfähigen substraten | |
EP0553671B1 (de) | Verfahren zur Durchkontaktierung von zweilagigen Leiterplatten und Multilayern | |
DE69426732T3 (de) | Sich selbstbeschleunigendes und sich selbst auffrischendes Verfahren zur Tauchbeschichtung ohne Formaldehyd | |
DE3928832C2 (de) | Verfahren zur Herstellung von durchkontaktierten Leiterplatten und Leiterplatten-Halbzeug | |
DE102007008508A1 (de) | Verfahren zur Herstellung einer geschichteten gedruckten Leiterplatte | |
DE3341431A1 (de) | Verfahren zum reinigen von loechern in gedruckten schaltungsplatten mit permanganathaltigen und basischen loesungen | |
EP1088121B1 (de) | Verfahren zur metallischen beschichtung von substraten | |
DE3110415C2 (de) | Verfahren zum Herstellen von Leiterplatten | |
DE68907324T2 (de) | Nassätzung von ausgehärteten Polyimiden. | |
WO1994004591A1 (de) | Lösung zur beschichtung von nichtleitern mit leitfähigen polymeren und verfahren zu deren metallisierung | |
DE60211984T2 (de) | Lösungsmittelquellzusammensetzung, welche heterocyclische Stickstoffverbindungen und Glycole enthält, zur Texturierung harzartigen Materials und zum Entschmieren und Entfernen harzartigen Materials | |
DE60206820T2 (de) | Quelllösung zur Texturierung harzartiger Materialien und Abbeizen und Entfernen harzartiger Materialien | |
EP0840994B1 (de) | Verfahren zur herstellung von durchkontaktierten leiterplatten oder mehrlagenleiterplatten (multilayer) | |
DE2550598A1 (de) | Verfahren zur lochwandmetallisierung | |
DE69832845T2 (de) | Elektroplattierungsverfahren | |
DD283580A5 (de) | Verfahren zur herstellung von durchkontaktierten ein- oder mehrlagigen leiterplatten und durchkontaktieren ein-oder mehrlagige leiterplatte | |
DE69730288T2 (de) | Vorrichtung zur Herstellung von Leiterplatten mit galvanisierten Widerständen | |
EP0417750B1 (de) | Verfahren zur direkten Metallisierung von Leiterplatten | |
DE10220684B4 (de) | Verwendung eines Verfahrens zur Herstellung leitender Polymere mit hoher Metallisierungsfähigkeit zur Durchmetallisierung von kaschierten Basismaterialien zur Leiterplattenherstellung | |
DE3412447A1 (de) | Verfahren zur herstellung von gedruckten schaltungen | |
DE4205190C2 (de) | Verfahren und Mittel zur Konditionierung von Substraten oder Basismaterialien für die nachfolgende Metallisierung | |
DE3931003A1 (de) | Verfahren zur direkten metallisierung von leiterplatten | |
EP0696410B1 (de) | Verfahren zur durchkontaktierung von leiterplatten mittels leitfähiger kunststoffe zur direkten metallisierung | |
DE4113654A1 (de) | Mittel zur selektiven ausbildung einer duennen oxidierenden schicht | |
WO1992017043A1 (de) | Lösung zum anquellen von leiterplatten-polymeren vor einem alkalisch-oxydativen ätzschritt und die anwendung dieser lösung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 96196976.8 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AU BB BG BR CA CN CZ EE GE HU IL IS JP KG KP KR LK LR LT LV MD MG MK MN MX NO NZ PL RO SG SI SK TR TT UA UG US UZ VN AM AZ BY KG KZ MD RU TJ TM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): KE LS MW SD SZ UG AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 2227600 Country of ref document: CA Ref document number: 2227600 Country of ref document: CA Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 1997 507180 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1996927026 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1019980700606 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09000473 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1996927026 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1019980700606 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1996927026 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1019980700606 Country of ref document: KR |