Classifications

• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/10—Bump connectors ; Manufacturing methods related thereto
  • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
  • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
  • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
  • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L23/00—Details of semiconductor or other solid state devices
  • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
  • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
  • H01L23/293—Organic, e.g. plastic
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/10—Bump connectors ; Manufacturing methods related thereto
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/10—Bump connectors ; Manufacturing methods related thereto
  • H01L24/11—Manufacturing methods
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
  • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
  • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/11—Manufacturing methods
  • H01L2224/11001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
  • H01L2224/11003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the bump preform
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/11—Manufacturing methods
  • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
  • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
  • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/11—Manufacturing methods
  • H01L2224/118—Post-treatment of the bump connector
  • H01L2224/1182—Applying permanent coating, e.g. in-situ coating
  • H01L2224/11822—Applying permanent coating, e.g. in-situ coating by dipping, e.g. in a solder bath
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13075—Plural core members
  • H01L2224/1308—Plural core members being stacked
  • H01L2224/13082—Two-layer arrangements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13099—Material
  • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
  • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
  • H01L2224/13144—Gold [Au] as principal constituent
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13099—Material
  • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
  • H01L2224/13199—Material of the matrix
  • H01L2224/1329—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
  • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
  • H01L2224/13001—Core members of the bump connector
  • H01L2224/13099—Material
  • H01L2224/13198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
  • H01L2224/13298—Fillers
  • H01L2224/13299—Base material
  • H01L2224/133—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/10—Bump connectors; Manufacturing methods related thereto
  • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
  • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
  • H01L2224/161—Disposition
  • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
  • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
  • H01L2224/29001—Core members of the layer connector
  • H01L2224/29099—Material
  • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
  • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
  • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
  • H01L2224/321—Disposition
  • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
  • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
  • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
  • H01L2224/42—Wire connectors; Manufacturing methods related thereto
  • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
  • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
  • H01L2224/45001—Core members of the connector
  • H01L2224/45099—Material
  • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
  • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
  • H01L2224/45144—Gold (Au) as principal constituent
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
  • H01L2224/732—Location after the connecting process
  • H01L2224/73201—Location after the connecting process on the same surface
  • H01L2224/73203—Bump and layer connectors
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
  • H01L2224/732—Location after the connecting process
  • H01L2224/73201—Location after the connecting process on the same surface
  • H01L2224/73203—Bump and layer connectors
  • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
  • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
  • H01L2224/83102—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus using surface energy, e.g. capillary forces
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
  • H01L2224/8319—Arrangement of the layer connectors prior to mounting
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
  • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
  • H01L2224/838—Bonding techniques
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
  • H01L2224/92—Specific sequence of method steps
  • H01L2224/921—Connecting a surface with connectors of different types
  • H01L2224/9212—Sequential connecting processes
  • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
  • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
  • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
  • H01L2224/92—Specific sequence of method steps
  • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
  • H01L2224/9222—Sequential connecting processes
  • H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
  • H01L2224/92225—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/0001—Technical content checked by a classifier
  • H01L2924/00013—Fully indexed content
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01005—Boron [B]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01006—Carbon [C]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01013—Aluminum [Al]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01015—Phosphorus [P]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01023—Vanadium [V]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01024—Chromium [Cr]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01029—Copper [Cu]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01033—Arsenic [As]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01046—Palladium [Pd]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01047—Silver [Ag]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01049—Indium [In]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01057—Lanthanum [La]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01061—Promethium [Pm]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01074—Tungsten [W]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01077—Iridium [Ir]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01078—Platinum [Pt]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01079—Gold [Au]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/01—Chemical elements
  • H01L2924/01082—Lead [Pb]
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/013—Alloys
  • H01L2924/0132—Binary Alloys
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/013—Alloys
  • H01L2924/014—Solder alloys
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/06—Polymers
  • H01L2924/0665—Epoxy resin
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/06—Polymers
  • H01L2924/078—Adhesive characteristics other than chemical
  • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/06—Polymers
  • H01L2924/078—Adhesive characteristics other than chemical
  • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
  • H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/10—Details of semiconductor or other solid state devices to be connected
  • H01L2924/11—Device type
  • H01L2924/12—Passive devices, e.g. 2 terminal devices
  • H01L2924/1203—Rectifying Diode
  • H01L2924/12033—Gunn diode
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
  • H01L2924/151—Die mounting substrate
  • H01L2924/156—Material
  • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
  • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
  • H01L2924/30—Technical effects
  • H01L2924/35—Mechanical effects
  • H01L2924/351—Thermal stress

Definitions

• TECHNICAL FIELD This invention is directed generally to a semiconductor unit package and to a semiconductor unit packaging method. More specifically, the present invention pertains to a technique wherein a semiconductor device is mounted by means of flip-chip bonding onto a substrate, with a conductive adhesive sandwiched therebetween, and the substrate and the semiconductor device are mechanically connected together, with a resin encapsulating layer sandwiched therebetween.
• solder interconnection has been used for establishing interconnections between connection terminals of electronic components such as semiconductor devices and terminal electrodes of circuit patterns on a substrate.
• semiconductor packages As the size of semiconductor packages has been decreased dramatically, and as the spacing between connection terminals has been reduced owing to, for example, increase in the number of connection terminals, conventional soldering finds it difficult to catch up with such recent advances, since it requires large adhesive area.
• a solder bump electrode 8 is formed on an electrode pad 2 of a semiconductor device 1.
• the solder bump electrode 8 is aligned with a terminal electrode 5 on a substrate 6, Thereafter, solder is melted to establish electrical connection between the semiconductor device 1 and the substrate 6.
• FIGURE 9 shows a technique similar to the one of FIGURE 8.
• a bump electrode 3 of gold is formed.
• a deposit of a low melting- point metal, e.g., a deposit 9 of indium is formed between the gold bump electrode 3 and the terminal electrode 5.
• the indium deposit 9 is melted and the bump electrode 3 and the terminal electrode 5 are electrically connected together.
• the semiconductor device 1 and the substrate 6 are mechanically connected together, with an encapsulating layer 10 sandwiched therebetween.
• a bump electrode 3 of gold is formed on an electrode pad 2 of a semiconductor device 1. Alignment of the bump electrode 3 on the semiconductor device 1 with a terminal electrode 5 on a substrate 6 is carried out. Then, an encapsulating material is filled between the semiconductor device 1 and the substrate 6. This encapsulating material cures or hardens to form an encapsulating layer 12. Contraction stress produced by such hardening results in application of compressive stress between the bump electrode 3 and the terminal electrode 5, whereupon the bump electrode 3 and the terminal electrode 5 are electrically connected together and, at the same time, the semiconductor device 1 and the substrate 6 are mechanically connected together. Additionally, in order to improve connection reliability, a deposit 11 of gold may be formed on the terminal electrode 5 (see FIGURE 10).
• a bump electrode 3 of gol is formed on an electrode pad 2 of a semiconductor device 1.
• An anisotropic conductive adhesive which includes a binder in which conductive particles are dispersed, is filled between the semiconductor device 1 and a substrate 6.
• This conductive adhesive is heated while at the same time having application of pressure, whereupon it cures or hardens to form an anisotropic conductive adhesive layer 13.
• the bump electrode 3 and a terminal electrode 5 are electrically connected together and, at the same time, the semiconductor device 1 and the substrate 6 are mechanically connected together.
• a bump electrode 3 of gold is formed on an electrode pad 2 of a semiconductor device 1. Thereafter, a conductive adhesive is transferred to the bump electrode 3. Alignment of the bump electrode 3 with a terminal electrode 5 formed on a substrate 6 is carried out and thereafter the transferred conductive adhesive cures to form a conductive adhesive layer 4. As a result, the bump electrode 3 and the terminal electrode 5 are electrically connected together, with the conductive adhesive layer 4 sandwiched therebetween. An encapsulating material is filled between the semiconductor device 1 and the substrate 6, as a result of which the semiconductor device 1 and the substrate 6 are mechanically connected together.
• a typical encapsulating material cures to form an encapsulating layer 7, whereupon the semiconductor device 1 and the substrate 6 are mechanically connected together.
• a typical encapsulating material has a composition essentially formed of (a) a resin binder including a cresol NOVOLAC type epoxy resin and a NOVOLAC type phenol resin (curing agent) and (b) a filler formed of dielectric particles.
• the packaging techniques (1) and (2) have the problem that, since their structures have difficulties in reducing thermal stress produced by the difference in expansion coefficient between semiconductor device and substrate, they are unsuitable for applications where connection stability is required over a wide range of temperature.
• the packaging technique (3) employs an anisotropic conductive adhesive that contains a resin binder formed of a resin material with high flexibility, thereby making it possible to reduce thermal stress.
• the hygroscopic of the resin binder increases and the packaging technique (3) suffers the problem of connection stability under conditions of high humidity.
• a filler having a low thermal expansion coefficient is contained in large amounts, so that connection reliability at the early stage is likely to be degraded.
• This packaging technique (4) is able to reduce thermal stress by a conductive adhesive with flexibility and by matching the thermal expansion coefficient of the encapsulating material with that of the semiconductor device 1 and with that of the substrate 6. Because of such an advantage, the packaging technique (4) appears to be most attractive as compared to the other packaging techniques.
• the packaging technique (4) has the following drawbacks.
• the previously-described encapsulant which is formed of a mixture composition of (A) a cresol NOVOLAC type epoxy resin and (B) a NOVOLAC type phenol resin, has a high viscosity coefficient. Additionally, matching of thermal expansion coefficients requires a high proportion in content of a filler in the encapsulant, resulting in increasing the viscosity of the encapsulant. Therefore, at the time of filling such an encapsulant between the semiconductor device and the substrate, it becomes necessary to heat the encapsulant up to 70-80 degrees centigrade or more to reduce the viscosity. This results in poor productivity. Further, at the time of the encapsulant filling, conductive interconnections may be damaged by thermal stress produced by the thermal expansion difference when temperature is increased, thereby reducing connection reliability.
• a resin binder as an encapsulant may be used which is- formed essentially of (A) a polyepoxide the viscosity of which is very low at normal room temperature and (B) an acid anhydride.
• polyepoxide is a general term for epoxy resins and/or epoxy compounds.
• a filler is added to such a resin binder for the purpose of reducing the thermal expansion coefficient, this will hold the viscosity of the encapsulant low but increase the thixotropy index.
• a general object of the present invention is to provide an improved semiconductor unit package and associated packaging method capable of achieving high connection reliability and high productivity.
• the inventors of the present invention investigated the limitation of the characteristics of viscosity and thixotropy index necessary for obtaining desirable encapsulating characteristics of fillers. It is to be noted that "polyepoxide" is a general term for epoxy resins and/or epoxy compounds.
• the inventors of this invention found out the fact that the reason that conventional materials are unsuitable for an encapsulant lies not only in viscosity but also in thixotropy index (high thixotropy index).
• thixotropy index high thixotropy index.
• the inventors of the present invention found out that the flowability is impeded by interaction between free acids in the acid anhydride and polar groups at the surface of a filler. From this knowledge found out by the present inventors, the following means are provided to achieve the object of the present invention.
• a composition the viscosity and the thixotropy of which are below 100 Pa's and below 1.1, respectively, is used as an encapsulating material in the flip-chip bonding.
• This composition cures to form an encapsulating layer by which a semiconductor device and a substrate are mechanically connected together.
• the present invention provides a semiconductor unit package that comprises:
• a conductive adhesive layer which is formed of a conductive adhesive with flexibility and which establishes an electrical connection between the bump electrode and the terminal electrode;
• an encapsulating layer which is formed by curing a composition having a viscosity of below 100 Pa * s and a thixotropy index of below 1.1 and which fills a gap defined between the semiconductor device and the substrate in such a way that the semiconductor device and the substrate are mechanically joined together.
• the encapsulating layer which mechanically joins a semiconductor device and a substrate, is formed of an encapsulant, which is in the state of liquid in a packaging step and which has not only a low viscosity coefficient of below 100 Pa • s but also a low thixotropy index of below 1.1.
• an encapsulant in the state of liquid in a packaging step, such an encapsulant readily flows and spreads, even into tiny gaps with, no air bubbles.
• the temperature of filling may be decreased.
• the composition consists essentially of (A) a resin binder that contains at least a polyepoxide, a carboxylic acid's anhydride, a rheology modifier, and a latent curing accelerator, and (B) a filler that is formed of a dielectric material, and that the rheology modifier functions to impede interaction between a free acid in the anhydride of the carboxylic acid and a polar group at the surface of the filler.
• the rheology modifier contains a substance capable of selective adsorption of the free acid in the anhydride of the carboxylic acid.
• the rheology modifier is a Lewis- base compound.
• the rheology modifier is either a tertiary araine compound, a tertiary phosphine compound, a quaternary ammonium salt, a quaternary phosphonium salt, or a heterocyclic compound that contains in a cyclic chain thereof an atom of nitrogen.
• the encapsulant is formed essentially of (A) an acid anhydride-curing type epoxy resin and (B) a material having a low thermal expansion coefficient (e.g. ' , a dielectric material).
• a material having a low thermal expansion coefficient e.g. ' , a dielectric material.
• the rheology modifier used is a rheology modifier operable to impede interaction between a free acid in the acid anhydride and a polar group at the surface of the filler and hence a low viscosity coefficient and a low thixotropy index can be achieved.
• the anhydride of the carboxylic acid in the resin binder contains at least an anhydride of an alicyclic acid.
• the foregoing alicyclic acid anhydride contains at least an anhydride of a trialkyltetrahydrophthalic acid.
• the characteristics of alicyclic acid's anhydrides with low water absorption are utilized to give the desirable resistance of resin binder to moisture. Additionally, the viscosity of the resin binder which is in the state of liquid in a packaging step is low, so that encapsulant filling can be finished in a short time. The costs of production can be cut down.
• the bump electrode of the semiconductor device is a stud bump electrode with a two stepped protuberance.
• Such arrangement makes it possible to increase the density of bump eiectrode.
• densely-placed bump electrodes of the semiconductor device and terminal electrodes on the substrate are electrically connected together.
• an encapsulant having a low viscosity coefficient and a low thixotropy index is employed so that it can readily flow and fill a gap defined between the semiconductor device and the substrate.
• the present invention provides a semiconductor unit packaging method wherein a semiconductor device having an electrode pad is mounted on a substrate having a terminal electrode. More specifically, this method comprises:
• a third step comprising: performing alignment of the bump electrode and the terminal electrode; placing the semiconductor device onto the substrate; and establishing, through the conductive adhesive, an electrical connection between the bump electrode and the terminal electrode; (d) a fourth step of preparing an encapsulant formed of a composition the viscosity and thixotropy index of which are below 100 Pa's and below 1.1, respectively;
• the encapsulant has not only a low viscosity coefficient of below 100 Pa ' s but also a low thixotropy index of below 1.1, this makes it possible for such an encapsulant in a packaging step to readily flow and spread, even into tiny gaps with no air bubbles.
• the temperature of filling may be decreased.
• composition of the fourth step consists essentially of (A) a resin binder that contains at least a polyepoxide, an anhydride of a carboxylic acid, a rheology modifier, and a latent curing accelerator, and (B) a filler that is formed of a dielectric material, and that the rheology modifier functions to impede interaction between a free acid in the carboxylic acid's anhydride and a polar group at the surface of the filler.
• the encapsulant is formed essentially of (A) an acid anhydride-curing type epoxy resin and (B) a material having a low thermal expansion coefficient (e.g., a dielectric material).
• A an acid anhydride-curing type epoxy resin
• B a material having a low thermal expansion coefficient
• the rheology modifier contains a substance, which acts also as a curing accelerator for a double-liquid epoxy resin type encapsulant, by such a trace amount as to prevent the substance from exhibiting its curing function.
• Such arrangement controls an encapsulant in such a way that the encapsulant does not start curing between the fourth step and the fifth step and is cured in the sixth step.
• a rheology modifier is incorporated into an encapsulating resin layer's network structure. This eliminates the possibility that addition of a rheology modifier reduces resistance to heat and resistance to moisture.
• the anhydride of the carboxylic acid in the resin binder of the fourth step contains at least an anhydride of an alicyclic acid.
• the alicyclic acid anhydride of the fourth step contains at least an anhydride of a trialkyltetrahydrophthalic acid.
• an anhydride of an alicyclic acid is low in viscosity as well as in water absorption, time required for filling of an encapsulant in the sixth step is reduced, and resistance to moisture is enhanced.
• the bump electrode of the first step is a stud bump electrode with a two stepped protuberance.
• Such arrangement enables the high-density placement of bump electrodes, and the encapsulant, which is low in viscosity as well as in thixotropy index, readily spreads, even into tiny gaps defined between the densely-placed bump electrodes and terminal electrodes of the substrates. As a result, electrical and mechanical connections between semiconductor « device and substrate are improved in reliability.
• the encapsulant is injected between the semiconductor device and the substrate at room temperature.
• the encapsulant is injected between the semiconductor device and the substrate under a depressurized condition.
• Such arrangement not only achieves an improvement in productivity but also provides a semiconductor unit package with improved electrical connection reliability.
• the composition of the encapsulant is prepared by providing a mixture of an anhydride of a carboxylic acid and a part of a filler, subjecting the mixture to an aging process, and adding a polyepoxide and the remaining filler to the mixture.
• a free acid and a polar group is diminished. This achieves an encapsulant having a low viscosity and a low thixotropy index.
• the rheology modifier contains a substance capable of selective adsorption of the free acid in the anhydride;of the carboxylic acid.
• a free acid in an acid anhydride is selectively adsorbed by a rheology modifier, whereupon interaction between free acid and polar group is impeded. This achieves an encapsulant having a low viscosity and a low thixotropy index.
• the rheology modifier is a Lewis- base compound.
• the rheology modifier is either a tertiary amine compound, a tertiary phosphine compound, a quaternary ammonium salt, a quaternary phosphonium salt, or a heterocyclic compound that contains in a cyclic chain thereof an atom of nitrogen.
• the present invention provides an encapsulant for filling a gap between a semiconductor device and a substrate for use in the packaging of a semiconductor unit.
• This encapsulant essentially consists of:
• the encapsulant Since the encapsulant has not only a low viscosity coefficient of below 100 Pa • s but also a low thixotropy index of below 1.1, this makes it possible for such an encapsulant to readily flow and spread, even into tiny gaps with no air bubbles. The temperature of filling may be lowered. Additionally, the latent curing accelerator ensures the storage stability of the encapsulant and practical curing accelerant function. These arrangements make it possible to improve not only electrical connection reliability (e.g., semiconductor device-to-substrate adhesion, and resistance to thermal shock) but also productivity.
• electrical connection reliability e.g., semiconductor device-to-substrate adhesion, and resistance to thermal shock
• the rheology modifier contains a substance capable of selective adsorption of the free acid in the anhydride of the carboxylic acid. It is preferred that the rheology modifier is a Lewis- base compound.
• the rheology modifier is either a tertiary amine compound, a tertiary phosphine compound, a quaternary ammonium salt, a quaternary phosphonium salt, or a heterocyclic compound that contains in a cyclic chain thereof an atom of nitrogen.
• the encapsulant is formed essentially of (A) an acid anhydride-curing type epoxy resin and (B) a material having a low thermal expansion coefficient (e.g., a dielectric material).
• a material having a low thermal expansion coefficient e.g., a dielectric material.
• the rheology modifier used is a rheology modifier operable to impede interaction between a free acid in the acid anhydride and a polar group at the surface of the filler and hence a low viscosity coefficient and a low thixotropy index can be achieved.
• the anhydride of the carboxylic acid in the resin binder contains at least an anhydride of an alicyclic acid.
• the aforesaid alicyclic acid anhydride contains at least an anhydride of a trialkyltetrahydrophthalic acid.
• the characteristics of alicyclic acid's anhydrides with low water absorption are utilized to give the desirable resistance of resin binder to moisture. Additionally, the viscosity of the resin binder which is in the state of liquid in a packaging step is low, so that encapsulant filling can be finished in a short time. The costs of packaging can be cut down.
• the resin binder and the filler are arranged to stay as a single liquid.
• Such arrangement facilitates uniform dispersion of the filler thereby providing a desirable encapsulant for the manufacture of LSIs.
• the resin binder in the encapsulant has a composition wherein:
• the chemical equivalent ratio of the anhydride of the carboxylic acid to the polyepoxide is within the range of from 0.8 to 1.1;
• the weight percentage of the curing accelerator to the entirety of the resin binder is within the range of from
• the weight percentage of the rheology modifier to the entirety of the resin binder is within the range of from 0.02% to 0.3%.
• the present invention provides an encapsulant for filling a gap between a semiconductor device and a substrate for use in the packaging of a semiconductor unit.
• This encapsulant essentially consists of: (A) a resin binder that contains at least a polyepoxide, an anhydride of a carboxylic acid, a rheology modifier, and a latent curing accelerator wherein the weight percentage of the resin binder is within the range of from 80% to 25%; and
• FIGURE 1 is a cross-section of a semiconductor unit of an embodiment in accordance with the present invention.
• FIGURE 2 is a cross-section of a joint of the FIG. 1 semiconductor unit.
• FIGURE 3 is a cross-section of a semiconductor unit formed by a stud bump technique of an embodiment in accordance with the present invention.
• FIGURES 4(a)-4(e) are cross-sections of a semiconductor unit at different process stages of a flip-chip bonding technique of an embodiment in accordance with the present invention.
• FIGURE 5 is a flow diagram showing steps of a flip-chip bonding technique of an embodiment in accordance with the present invention.
• FIGURE 6. shows the generic chemical composition of a bisphenol type epoxy resin in a resin binder used in an embodiment in accordance with the present invention.
• FIGURE 7 shows the generic chemical composition of a trialkyltetrahydrophthalic acid in a resin binder used in an embodiment in accordance with the present invention.
• FIGURE 8 is a cross section of a conventional semiconductor unit in which connection is established by a solder bump electrode.
• FIGURE 9 is a cross section of a conventional semiconductor unit in which connection is established by a low melting-point metal layer.
• FIGURE 10 is a cross section of a conventional semiconductor unit in which connection is established by making use of contraction stresses exerted when an encapsulating resin cures.
• FIGURE 11 is * a cross section of a conventional semiconductor unit in which connection is established by an anisotropic conductive adhesive.
• FIGURE 12 is a cross section of a conventional semiconductor unit in which connection is established by a conductive adhesive.
• FIGURE 1 is ⁇ a cross section depicting a semiconductor unit package in accordance with the present invention.
• FIGURE 2 is a cross section of a joint of the FIG. 1 semiconductor unit package. This semiconductor unit package is formed by a flip-chip bonding method.
• Reference numeral 1 denotes a semiconductor device such as an LSI chip.
• Reference numeral 2 denotes an electrode pad formed in the semiconductor device 1.
• Reference numeral 3 denotes a bump electrode of gold.
• Reference numeral 4 denotes a conductive adhesive layer of a composition (i.e., a conductive adhesive) essentially formed of a special epoxy resin and conductive powders of, for example, an alloy of AgPd.
• Reference numeral 6 is a substrate, e.g., a ceramic substrate, onto which the semiconductor device 1 is mounted.
• Reference numeral 5 denotes a terminal electrode formed on the substrate 6.
• Reference numeral 7 denotes an encapsulating layer formed of an encapsulant.
• Such an encapsulant is essentially formed of an acid anhydride-curing type epoxy resin. This encapsulant 7, when it remains fluid, has a thixotropy index of below 1.1 and a viscosity coefficient of 100 Pa ' s. The encapsulant 7 is injected between the semiconductor device 1 and the substrate 6 by capillary action and is cured.
• the thixotropy index is the index expressed by ⁇ tf/ ⁇ where £ is the shear rate and is the viscosity coefficient.
• FIGURE 3 is a cross-section of a semiconductor unit package by means of a flip-chip bonding method using a stud bump electrode.
• the semiconductor unit package of FIGURE 3 and the semiconductor unit package of FIG. 1 are basically the same, except that the former semiconductor unit package employs a stud bump electrode 14 with a two stepped protuberance instead of the bump electrode 13.
• Employment of a flip-chip bonding method using a stud bump electrode with a two stepped protuberance makes it possible to deal with a semiconductor device with a greater number of electrode pads, which is detailed later.
• FIGURES 4(a)-4(e) are cross-sections of a semiconductor unit package at different stages of a flip-chip bonding method.
• FIGURE 5 is a flow diagram showing steps of the flip-chip bonding method. The packaging process is described step by step with reference to FIGURE 5.
• step ST1 an wire of gold (Au) is used to form stud bump electrodes 14 at electrode pads 2 in the semiconductor device (LSI chip) 1.
• step ST2 a leveling process is carried out and each stud bump electrode 14 is pressed against a level surface so that the leading ends of the stud bump electrodes 14 are flush with one another.
• step ST3 the semiconductor device 1, with the side of the stud bump electrode 14 facing down, is placed above a substrate 20 with application of a conductive adhesive 4a. Thereafter, the semiconductor device 1 is lowered towards the substrate 20 such that the stud bump electrode 14 is soaked in the conductive adhesive 4a on the substrate 20. Subsequently, the semiconductor device 1 is lifted up, as a result of which transfer of the conductive adhesive 4a onto the stud bump electrode 14 is completed.
• the semiconductor device 1 is placed onto the ceramic substrate 6 having thereon the terminal electrode 5.
• alignment of the stud bump electrode 14 of the semiconductor device 1 with the terminal electrode 5 of the substrate 6 is carried out, and the conductive adhesive 4a is heated to cure to form the conductive adhesive layer 4.
• the stud bump electrode 14 of the semiconductor device 1 and the terminal electrode 5 of the substrate 6 are electrically connected together.
• step ST6 testing for the presence or absence of an electrical connection failure is carried out. If an electrical connection failure is found, chip replacement is carried out at step ST7 and the flip-chip bonding process returns back to step ST4. If no electrical connection failure is found, the process advances to step ST8.
• an encapsulant which is formed of a composition having a low viscosity of below 100 Pa' s and a low thixotropy index of below 1.1, is injected between the semiconductor, device 1 and the substrate 6 at normal room temperature ⁇ to resin-encapsulate connection parts.
• a heating treatment is carried out to cure a resin-binder contained in the injected encapsulant.
• the encapsulating layer 7 is formed (see FIGURE 4(e) ), whereupon the semiconductor device 1 and the substrate 6 are mechanically connected together by the encapsulating layer 7.
• step ST10 final testing is made and the flip-chip bonding process is completed.
• the present embodiment employs a low-viscosity, low thixotropy-index encapsulant.
• the encapsulant is a composition essentially formed of (a) an acid anhydride-curing type epoxy resin with improved flowability and (b) a filler such a fused silica, in other words it has a low post-curing thermal expansion coefficient.
• the coefficient of thermal expansion of the encapsulating layer 7 is low, this controls thermal stresses produced by the differences in the coefficient of thermal expansion between the semiconductor device 1 of silicon and the substrate 6 of, for example, alumina. Additionally, an encapsulant, .formed of a resin of the epoxy group, exhibits high resistance to heat and has strong adhesion, therefore achieving connection reliability that remains stable even under high temperature and high humidity conditions.
• the conductive adhesive 4 Since the conductive adhesive 4 has great flexibility, this contributes to reducing thermal stresses and connection reliability is further improved.
• the bump electrode 3 is formed of gold.
• Other functionally equivalent metals e.g., copper, may be used to form the bump electrode 3.
• the stud bump electrode 14 is used.
• Other types of bump electrodes used in usual flip-chip bonding techniques may be used. It is, however, to be noted that use of stud bump electrodes controls lateral spreading of the conductive adhesive layer 4 thereby achieving a much higher packaging density.
• the conductive adhesive 4 is formed of a material of the epoxy group.
• Other materials with flexibility may be used, e.g., a material of the rubber group (e.g., SBR, NBR, IR, BR, CR), a material of the acrylic group, a material of the polyester group, a material of the polyamide group, a material of the polyether group, a material of the polyurethane group, a material of the polyimide group, and a material of the silicon group.
• powders of noble metals silver, gold, palladium
• powders of base metals nickel, copper
• powders of alloys solder, AgPd
• mixture powders of silver-plated copper and powders of nonmetals with conductivity (carbon).
• carbon carbon
• the diameter of powders is not limited to a particular one.
• the shape of powders is not limited to a particular one.
• the encapsulant is formed essentially of (A) a resi ⁇ binder and (B) a filler.
• the resin binder's essential components are a polyepoxide, an acid anhydride, and a rheology modifier.
• a polyepoxide is the so-called epoxy compounds (epoxy resins) and there are no limitations on its elements.
• Examples of the polyepoxide are a bisphenol type epoxy resin (see the FIG.
• a NOVOLAC type epoxy resin a glycidylether type epoxy resin, a glycidylester type epoxy resin, a glycidylamine type epoxy resin, an alicyclic type epoxy resin, a biphenyl type epoxy resin, a naphthalene type epoxy resin, a styrene oxide, an alkylglycidylether, and an alkylglycidylester. They are used separately or in combination.
• acid anhydride used here in the present invention curing agents for epoxy compounds and epoxy resins may be used.
• One of the most preferable acid anhydrides is a trialkyltetrahydrophthalic acid's anhydride (see FIGURE 7).
• methyltetrahydrophthalic acid's anhydride and a methylhexahydrophthalic acid's anhydride and a methylhymic acid's anhydride of the cyclic aliphatic group that are in the state of liquid at 25 degrees centigrade.
• Other acid anhydrides may be used. These acid anhydrides may be used separately or in combination. If these acid anhydrides mentioned above are used as predominant elements of the resin binder, this provides an improved encapsulant that has very low viscosity, high heat resistance, high humidity resistance, and high adhesion.
• a third binder element may be added as required, for improvement in heat resistance, humidity resistance, adhesion strength and for adjustment of thermal expansion coefficient, rheology, and reactivity.
• any powdery filler may be used as one of the predominant elements of the encapsulant as long as its average particle diameter falls in the range of from 1 ⁇ m to 50 ⁇ m.
• silica oxides, alumina oxides, aluminum nitrides, silicon carbides, and silicification compounds all of which are thermally stable and . have low thermal expansion coefficients.
• These filler elements are used in any combination. There are no particular limits on the filler dose, preferably 20-80 percent, on a weight basis, of the entirety of the encapsulant. Use of these filler elements achieves an improved encapsulant which is superior in insulation and which produces less thermal stress.
• Any rheology modifier for modification of the encapsulant flowability may be used as long as it functions to prevent a free acid in the acid anhydride from interacting with a polar group at the surface of the filler and to reduce the thixotropy index of the encapsulant.
• the following are preferred examples of the rheology modification.
• Method 1 an acid anhydride is pre-mixed with a part of a filler.
• the mixture is subjected to an aging process. For example, the mixture may be heated up to 100 degrees centigrade or less. This is followed by addition of a polyepoxide compound, the remaining filler, and other addition agents, to obtain a desirable encapsulant.
• Method II a substance capable of selective adsorption of free acids in an acid anhydride is added to an encapsulant.
• a substance e.g., a Lewis-base compound having neither N-H groups nor 0-H groups
• a free acid than a polar group at the surface of a filler is added to an encapsulant.
• Suitable Lewis-base compounds include tertiary amine compounds, tertiary phosphine compounds, quaternary ammonium salts such as the tetrabutylammonium bromide, quaternary p h o s p h o n i u m s a l t s s u c h a s t h e tetrabutylphosphoniumbenzotriazolate, melamines, and heterocyclic compounds that contain in cyclic chains thereof atoms of nitrogen such as imidazole compounds.
• Lewis-base compounds There are many Lewis-base compounds other than the above. These Lewis- base compounds may be used separately or in combination.
• the encapsulant may contain, as required, a solvent, a dispersing agent, a rheology regulatory agent such as a leveling agent, an adhesion improving agent such as a coupling agent, or a reaction regulatory agent such as a curing accelerator.
• the rheology modifier of the present invention which consists of a Lewis-base compound such as the amine compound, is usually used as a reaction (curing) accelerator between a polyepoxide and an anhydride of an carboxylic acid.
• rheology modifier When the rheology modifier is used as a curing accelerator for an encapsulant, curing reaction progresses even when stored at low temperature to enter the stage of gel. This limits the type of encapsulant to double-liquid type ones, in other words mixing must be made just before use.
• LSI encapsulant require that large amounts of fillers must be dispersed uniformly, in other words a single-liquid type encapsulant is required for LSI.
• the rheology modifier of the present invention may be used as a curing accelerator for a double- liquid type encapsulant but not for a single-liquid type encapsulant. If the dose is reduced to such an extent as to prevent gelling during the storage, the present rheology modifier may find applications in the single-liquid type encapsulant. In such a case, a curing accelerant function that the rheology modifier performs is too poor to meet practical requirements, in other words no high-level encapsulant curing characteristics are obtained.
• the present invention is characterized in that it employs a latent curing accelerator with both storage stability and practical curing accelerant functions, and that substances, e.g., amines, which are usually used as a curing accelerator for the double-liquid type encapsulant, are employed as a rheology modifier.
• substances e.g., amines, which are usually used as a curing accelerator for the double-liquid type encapsulant, are employed as a rheology modifier.
• a rheology modifier is added in such an amount that it performs no curing functions but functions to improve interface characteristics.
• a latent curing accelerator is the catalyst whose catalyst activities are greatly promoted upon application of, for example, thermal energy.
• latent curing accelerators are melted (liquefied) or reaction-dissociated upon application of energy, to be enhanced in activity.
• the encapsulant has the following composition.
• the substrate 6 is formed of ceramic (e.g., alumina). Metal glaze substrates, glass substrates, resin substrates (e.g., glass epoxy substrates), polymer film substrates are applicable.
• a semiconductor unit with the FIG. 1 structure is formed in accordance with steps of FIGS. 4(a)-4(e).
• Bump electrode 3 is formed by means of gold plating.
• Conductive adhesive 4a has a composition formed essentially of powders of AgPd and an epoxy resin with flexibility. Conductive adhesive 4a is
• Stud bump electrode 14 of FIG. 3 is formed on electrode pad 2 of semiconductor device 1 by means of a gold-wire
• Semiconductor device 1 is mounted onto substrate 6 under the same conditions as the first embodiment, except that in the third embodiment an encapsulant injection process is carried out under depressurized condition.
• EMBODIMENT 4 Semiconductor device 1 is mounted onto substrate 6 under the same conditions as the second embodiment, except that in the fourth embodiment COMPOSITION b of TABLE 1 is used.
• EMBODIMENT 5 Semiconductor device 1 is mounted onto substrate 6 under the same conditions as the second embodiment, except that in the fifth embodiment substrate 6 is a glass epoxy substrate and COMPOSITION c of TABLE 1 is used.
• EMBODIMENT 6 Semiconductor device 1 is mounted onto substrate 6 under the same conditions as the second embodiment, except that in the sixth embodiment substrate 6 is a glass epoxy substrate, conductive adhesive 4 contains powders of silver as conductive powders, and COMPOSITION d of TABLE 1 is used.
• Semiconductor device 1 is mounted onto substrate 6 under the same conditions as the second embodiment, except that in the seventh embodiment substrate 6 is a glass substrate, conductive adhesive 4 is formed essentially of powders of silver and an urethane resin, COMPOSITION e of TABLE 1 is used, and encapsulant injection is carried out under
• Bump electrode 3 of FIG. 1 is formed on electrode pad 2 of semiconductor device 1 by means of gold plating.
• Semiconductor device 1 is mounted onto substrate 6 in the same way as the seventh embodiment and under the same conditions as the seventh embodiment.
• Semiconductor device 1 is mounted onto substrate 6 under
• Semiconductor device 1 is mounted onto substrate 6 under the same conditions as the second embodiment, except that in the second compare example COMPOSITION g of TABLE 1 is used.
• COMPOSITION a bisphenol F type epoxy resin (epoxy equivalent: 162) 85phr bisphenol A type epoxy resin (epoxy equivalent: 182) 15phr trialkyltetrahydro phthalic acid's anhydride
• COMPOSITION b trialkyltetrahydro phthalic acid's anhydride
• COMPOSITION c bisphenol F type epoxy resin (epoxy equivalent: 162) 80phr alicyclic epoxy resin (ERL4221)* 20phr trialkyltetrahydro phthalic acid's anhydride
• COMPOSITION e bisphenol F type epoxy resin (epoxy equivalent: 162) 70phr naphthalene type epoxy resin (epoxy equivalent: 148) 30phr trialkyltetrahydro phthalic acid's anhydride
• COMPOSITION f bisphenol F type epoxy resin (epoxy equivalent: 162) 85phr bisphenol A type epoxy resin (epoxy equivalent: 182) 15phr trialkyltetrahydro phthalic acid's anhydride
• COMPOSITION g bisphenol F type epoxy resin (epoxy equivalent: 162) lOOphr alkyl modified phenol resin (hydroxyl group equiv: 113)
• Semiconductor device 1 is mounted onto substrate 6 in a conventional way shown in FIG. 9.
• Substrate 6 is an alumina
• Bump electrode 3 is formed of gold. Terminal electrode 5 is- ' indium-plated. Alignment of bump electrode 3
• terminal i electrode 5 is carried out and, thereafter semiconductor device 1 is pressed by a jig and, at the same time, is heated up to 170 degrees centigrade, whereupon bump electrode 3 and terminal electrode 5 is connected together.
• This encapsulant is cured to form encapsulating layer 10.
• Semiconductor device 1 is mounted onto substrate 6 in a
• Bump electrode 3 is formed of gold.
• Gold deposit 11 is formed on terminal electrode 5.
• Gold deposit 11 is coated with an acrylic
• Semiconductor device 1 is mounted onto substrate 6 in a
• Bump electrode 3 is
• Substrate 6 is formed of alumina. Alumina substrate 6 is coated,with an anisotropic conductive adhesive in which particles of gold are dispersed in an epoxy binder. Alignment of bump electrode 3 and terminal electrode 5 is
• semiconductor device 1 is pressed by a jig while at the same time the adhesive is cured by UV irradiation or by application of heat, to form anisotropic conductive adhesive layer 13.
• the adhesive is cured by UV irradiation or by application of heat, to form anisotropic conductive adhesive layer 13.
• bump electrode 3 and terminal electrode 5 are electrically and mechanically connected together. .
• the injection time is short falling in the
• the present invention is
• the viscosity is low (i.e., below 100 Pa's) and
• the thixotropy index is also low (i.e., below 1.1), which
• the viscosity exceeds 100 Pa • s and, in the first compare example, the thixotropy index exceeds 1.1, which results in greatly
• the encapsulant viscosity is below 100 Pa • s and when the thixotropy index is below 1.1, the flowability of encapsulant becomes improved to be suitable for practical applications.
• TEST 1 semiconductor devices are subjected to a high-temperature condition for a specified period
• TEST 2 semiconductor devices are subjected to a low- temperature, condition for a specified period
• TEST 3 semiconductor devices are subjected to a thermal shock
• TEST 4 semiconductor devices are subjected to a high humidity condition for a specified period
• TEST 5 solder-heat resistance testing.
• rheology modifier not only modifies rheology but ⁇ also acts as a catalyst for reaction of
• This compare example uses an encapsulant that is low in viscosity but high in thixotropy index and, as a result of being high in thixotropy index, the encapsulant injection time becomes
• the conductive adhesive used has high flexibility and the encapsulant used is, for example, a high- viscosity resin of the phenol curing type epoxy resin group.
• the encapsulant must be heated for the purpose of facilitating injection. This causes some interconnections to
• connection resistivity when the encapsulant is injected, and cutoff is likely to occur where unstable interconnections exist in a thermal shock resistance testing, since the encapsulant viscosity is high and the conductive adhesive's junction is damaged by stress produced when the encapsulant is injected.
• the third and fourth compare examples are discussed. In these compare examples, interconnections will cut off in a relatively short time.
• the fourth compare example suffers great connection resistivity variation when subjected to
• TESTS 4 and 5 In the third compare example, interconnections fail to reduce thermal stresses and cutoff results. In the fourth compare example, the encapsulant exerts strong thermal stresses and has high water absorption, and putoff results.
• the fifth compare example is discussed. This compare example undergoes great increase in connection resistivity when subjected to TESTS 1, 4, or 5. The reason may be that the anisotropic conductive adhesive's binder has low humidity resistance, and low adhesion at high temperature. Use of an anisotropic conductive adhesive formed of a binder having high humidity resistance will cause interconnections to cut off when subjected to a thermal shock test.
• a semiconductor unit package in accordance with the present invention is highly reliable against various environmental conditions.
• encapsulant which contain polyepoxide and acid anhydride (curing agent) as a resin binder, have not been used in the flip-chip bonding method by a conductive adhesive. If a resin binder made up of polyepoxide and acid anhydride (curing agent) is used as an encapsulant for semiconductor unit packaging, this increases the thixotropy index of the encapsulant, therefore producing the problem that the encapsulant is injected to
• the inventors of the present invention discovered that a high thixotropy index results from interaction between a
• the present invention provides a means capable of impeding interaction between free acid and polar group.
• a resin binder which uses an acid anhydride (particularly a trialkyltetrahydro phthalic acid's anhydride) as a curing agent, is used as an encapsulant in a flip-chip bonding step, a resulting encapsulating layer has sufficient resistance to humidity to meet requirements of practical applications. Additionally, such an encapsulant is low in viscosity and also low in thixotropy index, so that even if the encapsulant
• the encapsulant thixotropy index is used as a resin binder, the encapsulant thixotropy index
• step COMPOSITION g of TABLE 1 is used as a resin binder
• the present invention is generally applicable to a semiconductor unit package in which a semiconductor chip is mounted on a substrate through a conductive adhesive by means
• the present invention is a method of flip-chip bonding.
• the present invention is a method of flip-chip bonding.
• the present invention is a method of flip-chip bonding.
• MCM multi-chip module

Landscapes

• Engineering & Computer Science (AREA)
• Computer Hardware Design (AREA)
• Power Engineering (AREA)
• Microelectronics & Electronic Packaging (AREA)
• General Physics & Mathematics (AREA)
• Physics & Mathematics (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• Manufacturing & Machinery (AREA)
• Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
• Packages (AREA)
• Tires In General (AREA)
• Compositions Of Macromolecular Compounds (AREA)
• Epoxy Resins (AREA)

Priority Applications (4)

Applications Claiming Priority (6)

Publications (1)

Family

ID=27318812

Family Applications (1)

Country Status (9)

Cited By (5)

Families Citing this family (7)

Citations (8)

• 1996
  • 1996-06-11 ID IDP980877A patent/ID19377A/id unknown
  • 1996-06-11 ID IDP980876A patent/ID19376A/id unknown
  • 1996-06-12 WO PCT/JP1996/001600 patent/WO1996042106A1/en active Application Filing
  • 1996-06-12 CN CN96194158A patent/CN1101594C/zh not_active Expired - Fee Related
  • 1996-06-12 AU AU60154/96A patent/AU695142B2/en not_active Ceased
  • 1996-06-12 CA CA002221286A patent/CA2221286A1/en not_active Abandoned
  • 1996-11-06 IN IN1083CA1996 patent/IN192021B/en unknown
• 1997
  • 1997-12-10 SE SE9704602A patent/SE522253C2/sv not_active IP Right Cessation
  • 1997-12-11 FI FI974488A patent/FI974488A/fi not_active Application Discontinuation
  • 1997-12-11 NO NO19975833A patent/NO321429B1/no not_active IP Right Cessation

Patent Citations (8)

Non-Patent Citations (6)

Also Published As

Similar Documents

Legal Events