WO1992012575A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- WO1992012575A1 WO1992012575A1 PCT/JP1992/000019 JP9200019W WO9212575A1 WO 1992012575 A1 WO1992012575 A1 WO 1992012575A1 JP 9200019 W JP9200019 W JP 9200019W WO 9212575 A1 WO9212575 A1 WO 9212575A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- channel mos
- mos transistor
- transistor
- channel
- semiconductor device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 20
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 238000007599 discharging Methods 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 101100153505 Caenorhabditis elegans tni-1 gene Proteins 0.000 description 1
- 235000009300 Ehretia acuminata Nutrition 0.000 description 1
- 244000046038 Ehretia acuminata Species 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 210000003371 toe Anatomy 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/065—Analogue means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/50—Amplifiers in which input is applied to, or output is derived from, an impedance common to input and output circuits of the amplifying element, e.g. cathode follower
- H03F3/505—Amplifiers in which input is applied to, or output is derived from, an impedance common to input and output circuits of the amplifying element, e.g. cathode follower with field-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
- H03K17/164—Soft switching using parallel switching arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
- H03K17/6872—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor using complementary field-effect transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0036—Means reducing energy consumption
Definitions
- the discharge time of Cout is determined by 1 ⁇ ⁇ Cout, and the discharge time cannot be reduced unless R T is reduced.
- R T the voltage gain decreases and the power consumption increases in inverse proportion to R.
- the current I can be as much as' r- (and the power consumption is constant irrespective of the operating speed of the circuit. : Can be almost 0 c
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biomedical Technology (AREA)
- Biophysics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Neurology (AREA)
- Ceramic Engineering (AREA)
- Molecular Biology (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Evolutionary Computation (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Data Mining & Analysis (AREA)
- General Health & Medical Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computational Linguistics (AREA)
- Artificial Intelligence (AREA)
- Computer Hardware Design (AREA)
- Amplifiers (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/087,675 US5469085A (en) | 1991-01-12 | 1992-01-13 | Source follower using two pairs of NMOS and PMOS transistors |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3/13780 | 1991-01-12 | ||
JP03013780A JP3122756B2 (ja) | 1991-01-12 | 1991-01-12 | 半導体装置 |
JP18814791 | 1991-07-02 | ||
JP3/188147 | 1991-07-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1992012575A1 true WO1992012575A1 (en) | 1992-07-23 |
Family
ID=26349625
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP1992/000019 WO1992012575A1 (en) | 1991-01-12 | 1992-01-13 | Semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (1) | US5469085A (ja) |
EP (1) | EP0570584A1 (ja) |
WO (1) | WO1992012575A1 (ja) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5594372A (en) * | 1989-06-02 | 1997-01-14 | Shibata; Tadashi | Source follower using NMOS and PMOS transistors |
US6020754A (en) * | 1991-05-17 | 2000-02-01 | Theseus Logic, Inc. | Look up table threshold gates |
US5796962A (en) * | 1991-05-17 | 1998-08-18 | Theeus Logic | Null convention bus |
US5764081A (en) * | 1991-05-17 | 1998-06-09 | Theseus Logic, Inc. | Null convention interface circuits |
CA2103257A1 (en) | 1991-05-17 | 1992-11-26 | Karl M. Fant | Null convention speed independent logic |
US5656948A (en) * | 1991-05-17 | 1997-08-12 | Theseus Research, Inc. | Null convention threshold gate |
US5664211A (en) * | 1993-06-08 | 1997-09-02 | Theseus Research, Inc. | Null convention threshold gate |
US5930522A (en) * | 1992-02-14 | 1999-07-27 | Theseus Research, Inc. | Invocation architecture for generally concurrent process resolution |
JP3459017B2 (ja) * | 1993-02-22 | 2003-10-20 | 直 柴田 | 半導体装置 |
US5793662A (en) * | 1993-06-08 | 1998-08-11 | Theseus Research, Inc. | Null convention adder |
US5652902A (en) * | 1993-06-08 | 1997-07-29 | Theseus Research, Inc. | Asynchronous register for null convention logic systems |
WO1995022145A1 (en) * | 1994-02-15 | 1995-08-17 | Tadashi Shibata | Semiconductor device |
US6327607B1 (en) | 1994-08-26 | 2001-12-04 | Theseus Research, Inc. | Invocation architecture for generally concurrent process resolution |
US5585744A (en) * | 1995-10-13 | 1996-12-17 | Cirrus Logic, Inc. | Circuits systems and methods for reducing power loss during transfer of data across a conductive line |
DE19548529C1 (de) * | 1995-12-22 | 1997-04-03 | Siemens Ag | Verfahren zur Herstellung eines Neuron-MOS-Transistors auf der Basis eines CMOS-Prozesses |
DE19609078C1 (de) * | 1996-03-08 | 1997-06-05 | Siemens Ag | Schwellwertlogik mit verbessertem Signal-Rausch-Abstand |
US5907693A (en) * | 1997-09-24 | 1999-05-25 | Theseus Logic, Inc. | Autonomously cycling data processing architecture |
US5986466A (en) * | 1997-10-08 | 1999-11-16 | Theseus Logic, Inc. | Programmable gate array |
US6031390A (en) * | 1997-12-16 | 2000-02-29 | Theseus Logic, Inc. | Asynchronous registers with embedded acknowledge collection |
US6262593B1 (en) | 1998-01-08 | 2001-07-17 | Theseus Logic, Inc. | Semi-dynamic and dynamic threshold gates with modified pull-up structures |
DE19945432A1 (de) * | 1999-09-22 | 2001-04-12 | Infineon Technologies Ag | Schaltungsanordnung zum Ansteuern einer Last mit reduzierter Störabstrahlung |
US6469562B1 (en) * | 2000-06-26 | 2002-10-22 | Jun-Ren Shih | Source follower with Vgs compensation |
JP2002217416A (ja) * | 2001-01-16 | 2002-08-02 | Hitachi Ltd | 半導体装置 |
US6765430B2 (en) * | 2002-07-22 | 2004-07-20 | Yoshiyuki Ando | Complementary source follower circuit controlled by back bias voltage |
US7402869B2 (en) * | 2004-09-29 | 2008-07-22 | Agere Systems Inc | Apparatus and method for breakdown protection of a source follower circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52133747A (en) * | 1976-04-30 | 1977-11-09 | Nec Corp | Semiconductor logic gate circuit |
JPS59221678A (ja) * | 1983-05-31 | 1984-12-13 | Fujitsu Ltd | 半導体素子の駆動回路 |
JPH01125952A (ja) * | 1987-11-11 | 1989-05-18 | Nec Corp | マスタスライス集積回路 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS53103371A (en) * | 1977-02-22 | 1978-09-08 | Nec Corp | Field effect transistor complementary circuit |
JPS55159604A (en) * | 1979-05-31 | 1980-12-11 | Mitsubishi Electric Corp | Complementary type source follower |
JPS5937585B2 (ja) * | 1979-07-26 | 1984-09-11 | 日本電信電話株式会社 | 相補性mis論理回路 |
JPS57190423A (en) * | 1981-05-19 | 1982-11-24 | Toshiba Corp | Semiconductor circuit |
US4652773A (en) * | 1982-09-30 | 1987-03-24 | Rca Corporation | Integrated circuits with electrically erasable electrically programmable latch circuits therein for controlling operation |
KR890004211B1 (ko) * | 1983-07-08 | 1989-10-27 | 후지쓰가부시끼가이샤 | 콤프리멘타리 로직회로 |
JPS6018953A (ja) * | 1983-07-12 | 1985-01-31 | Seiko Epson Corp | 半導体集積回路 |
JP2564787B2 (ja) * | 1983-12-23 | 1996-12-18 | 富士通株式会社 | ゲートアレー大規模集積回路装置及びその製造方法 |
US5059835A (en) * | 1987-06-04 | 1991-10-22 | Ncr Corporation | Cmos circuit with programmable input threshold |
JPH01137821A (ja) * | 1987-11-25 | 1989-05-30 | Mitsubishi Electric Corp | Cmos出力バッファ |
JPH01268313A (ja) * | 1988-04-20 | 1989-10-26 | Seiko Epson Corp | 出力回路 |
US5036223A (en) * | 1989-05-22 | 1991-07-30 | Kabushiki Kaisha Toshiba | Inverter circuit and chopper type comparator circuit using the same |
JP2662559B2 (ja) * | 1989-06-02 | 1997-10-15 | 直 柴田 | 半導体装置 |
JPH0435224A (ja) * | 1990-05-28 | 1992-02-06 | Nec Corp | 半導体装置 |
JPH04192716A (ja) * | 1990-11-26 | 1992-07-10 | Mitsubishi Electric Corp | Mosトランジスタ出力回路 |
US5206544A (en) * | 1991-04-08 | 1993-04-27 | International Business Machines Corporation | CMOS off-chip driver with reduced signal swing and reduced power supply disturbance |
JP3379862B2 (ja) * | 1995-06-30 | 2003-02-24 | 本多通信工業株式会社 | 光伝達部材における反射防止膜の形成方法 |
-
1992
- 1992-01-13 US US08/087,675 patent/US5469085A/en not_active Expired - Fee Related
- 1992-01-13 WO PCT/JP1992/000019 patent/WO1992012575A1/ja not_active Application Discontinuation
- 1992-01-13 EP EP92902725A patent/EP0570584A1/en not_active Ceased
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52133747A (en) * | 1976-04-30 | 1977-11-09 | Nec Corp | Semiconductor logic gate circuit |
JPS59221678A (ja) * | 1983-05-31 | 1984-12-13 | Fujitsu Ltd | 半導体素子の駆動回路 |
JPH01125952A (ja) * | 1987-11-11 | 1989-05-18 | Nec Corp | マスタスライス集積回路 |
Non-Patent Citations (1)
Title |
---|
See also references of EP0570584A4 * |
Also Published As
Publication number | Publication date |
---|---|
US5469085A (en) | 1995-11-21 |
EP0570584A4 (ja) | 1994-02-16 |
EP0570584A1 (en) | 1993-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1992012575A1 (en) | Semiconductor device | |
US6794940B2 (en) | Operational amplifier circuit | |
US7268623B2 (en) | Low voltage differential signal driver circuit and method for controlling the same | |
KR920001634B1 (ko) | 중간전위 발생회로 | |
KR100353295B1 (ko) | 동적 보상 증폭기 및 그 방법 | |
US7932707B2 (en) | Voltage regulator with improved transient response | |
JPH0119297B2 (ja) | ||
US6894556B2 (en) | Current mirror circuit and current source circuit | |
US6897714B2 (en) | Reference voltage generating circuit | |
WO1995020268A1 (en) | Semiconductor device | |
JP2833564B2 (ja) | 多値電圧源回路 | |
US7164309B1 (en) | Voltage multiplier circuit including a control circuit providing dynamic output voltage control | |
JP2686014B2 (ja) | 半導体装置 | |
US5594372A (en) | Source follower using NMOS and PMOS transistors | |
EP1303039A2 (en) | Method and device for reducing influence of early effect | |
US6275178B1 (en) | Variable capacitance voltage shifter and amplifier and a method for amplifying and shifting voltage | |
JP3127846B2 (ja) | Cmosマルチプライヤ | |
EP1091485A1 (en) | Input stage for buffer with negative feedback | |
US5920212A (en) | Control-type continuous ramp converting apparatus and method therefore | |
EP0868026A1 (en) | Variable delay circuit | |
US5488370A (en) | Analog-to-digital converter | |
US11880218B2 (en) | Current output circuit | |
JP2002222929A (ja) | 電圧安定化回路 | |
EP0448047B1 (en) | Field effect transistor circuit | |
CN118523614A (zh) | 使用电荷泵的电力传输门 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IT LU MC NL SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1992902725 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 08087675 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1992902725 Country of ref document: EP |
|
WWR | Wipo information: refused in national office |
Ref document number: 1992902725 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1992902725 Country of ref document: EP |