US6683642B1 - Digital camera using separate buses for transferring DMA processed data and CPU processed data - Google Patents

Digital camera using separate buses for transferring DMA processed data and CPU processed data Download PDF

Info

Publication number
US6683642B1
US6683642B1 US09/306,764 US30676499A US6683642B1 US 6683642 B1 US6683642 B1 US 6683642B1 US 30676499 A US30676499 A US 30676499A US 6683642 B1 US6683642 B1 US 6683642B1
Authority
US
United States
Prior art keywords
image data
bus
buffer
request
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/306,764
Other languages
English (en)
Inventor
Akio Kobayashi
Toru Asaeda
Hidefumi Okada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xacti Corp
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Assigned to SANYO ELECTRIC CO., LTD. reassignment SANYO ELECTRIC CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ASAEDA, TORU, KOBAYASHI, AKIO, OKADA, HIDEFUMI
Application granted granted Critical
Publication of US6683642B1 publication Critical patent/US6683642B1/en
Assigned to XACTI CORPORATION reassignment XACTI CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SANYO ELECTRIC CO., LTD.
Assigned to XACTI CORPORATION reassignment XACTI CORPORATION CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE INCORRECT PATENT NUMBER 13/446,454, AND REPLACE WITH 13/466,454 PREVIOUSLY RECORDED ON REEL 032467 FRAME 0095. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: SANYO ELECTRIC CO., LTD.
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/21—Intermediate information storage
    • H04N1/2104—Intermediate information storage for one or a few pictures
    • H04N1/2112—Intermediate information storage for one or a few pictures using still video cameras
    • H04N1/2137—Intermediate information storage for one or a few pictures using still video cameras with temporary storage before final recording, e.g. in a frame buffer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/765—Interface circuits between an apparatus for recording and another apparatus
    • H04N5/77—Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television camera
    • H04N5/772—Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television camera the recording apparatus and the television camera being placed in the same enclosure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/0035—User-machine interface; Control console
    • H04N1/00405—Output means
    • H04N1/00408—Display of information to the user, e.g. menus
    • H04N1/0044—Display of information to the user, e.g. menus for image preview or review, e.g. to help the user position a sheet
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/21—Intermediate information storage
    • H04N1/2104—Intermediate information storage for one or a few pictures
    • H04N1/2112—Intermediate information storage for one or a few pictures using still video cameras
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/56—Cameras or camera modules comprising electronic image sensors; Control thereof provided with illuminating means
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/60—Control of cameras or camera modules
    • H04N23/67—Focus control based on electronic image sensor signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N2101/00—Still video cameras
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/765—Interface circuits between an apparatus for recording and another apparatus
    • H04N5/775—Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/76—Television signal recording
    • H04N5/907—Television signal recording using static stores, e.g. storage tubes or semiconductor memories

Definitions

  • the present invention relates to digital cameras and, more particularly, to a digital camera which transfers through a bus image to be processed or having been processed through DMA (Direct Memory Access) (DMA Processed Data) and the image data to be processed or having been processed through CPU (CPU Processed Data).
  • DMA Direct Memory Access
  • CPU CPU Processed Data
  • the image data transferred from the CCD imager through a bus is processed by DMA and outputted to the monitor through the bus.
  • the still picture data upon pressing the shutter button is processed by the CPU and outputted to the recording medium via the bus.
  • the DMA processed data and the CPU processed data are transferred through the common bus.
  • a digital camera comprises: a picture taking means for taking a picture of a photographic subject and outputting image data; a display means for displaying an image corresponding to the image data; a compression means for compressing the image data and outputting compressed image data; a first bus for connecting between said picture taking means, said display mean sand said compression means; a main memory; an access means connected to said first bus and making access to said main memory through DMA to write/read the image data and the compressed image data; a second bus; a bus bridge for connecting between said first bus and said second bus as required; and a CPU connected to said second bus and preforming a predetermined processing on the compressed image data according to a program.
  • the image data outputted from the picture taking means is supplied to the access means through the first bus, and written to the main memory through DMA by the access means.
  • the image data written on the main memory is thereafter read through DMA by the same access means, and supplied through the first bus onto the display means. As a result, an image is displayed corresponding to the image data.
  • the image data read out by the access means also is supplied through the first bus to the compression means.
  • the compression means compresses the given image data to output compressed image data.
  • the compressed image data output is given to the access means via the first bus, and written to the main memory through DMA.
  • the compressed image data is thereafter read out by the access means, and supplied to the CPU via the second bus.
  • the CPU processes the compressed image data thus given according to a predetermined program.
  • DMA processed data is transferred using the first bus whereas CPU processed data is transferred with the second bus, thus enabling data processing with efficiency.
  • the CPU if an instruction to record image data is inputted by the record instruction input means, the CPU disables the picture taking means and enables the compression means in response to this record instruction.
  • the CPU further turn on the bus bridge to fetch the compressed image data onto the second bus side and record the compressed image data in the recording medium.
  • the second bus is connected with a focus control means and a strobe control means.
  • the focus control means controls on focusing according to an instruction by the CPU, while the strobe control means controls strobe also according to a CPU instruction.
  • the data output means is connected to the second bus so that this data output means outputs the compressed image data to an outside, according a CPU instruction.
  • the image data taken by the picture taking means is stored through DMA to the first buffer connected to the first buffer.
  • the image data read from the main memory is temporarily held in the second buffer and thereafter read out through DMA.
  • the read image data is outputted onto a monitor, resulting in displaying a corresponding image on the monitor.
  • the image data read from the main memory also supplied through a third buffer to the compression processing means where it is subjected to a predetermined compression processing.
  • the obtained compressed image data is supplied through a fourth buffer to an access means so that it is stored in the main memory.
  • the access means includes a buffer access means and a main memory access means.
  • the buffer access means makes access to the first to fourth buffers through DMA.
  • the main memory access means also makes access to main memory through DMA. That is, the buffer access means reads the image data from the first buffer in response to a read request from the picture taking means, and writes the image data to the second buffer in response to a write request from a display means.
  • the buffer access means also writes the image data to the third buffer in response to a write request from a third request output means included in the compression means, and reads the compressed image data from the fourth buffer in response to a read request from a fourth request output means.
  • the access means further includes an on/off means to turn on/off the bus bridge. If an image data record instruction is inputted by a record instruction input means, the CPU disables the first request output means and enables the third request output means, in response to the record instruction. The CPU further causes the on/off means to turn on the bus bridge, and requests the access means to read the compressed image data. The compressed image data read out of the main memory by the access means is supplied to the CPU via the second bus.
  • FIG. 1 is a block diagram showing one embodiment of the present invention
  • FIG. 2 is an illustrative view showing a buffer
  • FIG. 3 is a block diagram showing part of the FIG. 1 embodiment
  • FIG. 4 is a block diagram showing another part of the FIG. 1 embodiment
  • FIG. 5 (A) is a waveform diagram showing a horizontal synchronizing signal
  • FIG. 5 (B) is an illustrative view showing Y data
  • FIG. 5 (C) is an illustrative view showing UV data
  • FIGS. 5 (D) and (E) are illustrative views showing outputs of a B-FF circuit
  • FIG. 5 (F) is a waveform diagram showing a SW signal
  • FIG. 5 (G) is an illustrative view showing an output of SW
  • FIG. 5 (H) illustrative view showing an address signal
  • FIG. 5 (I) is a waveform diagram showing a bank switching signal
  • FIG. 5 (J) is a waveform showing a read-out request
  • FIG. 5 (K) is an illustrative view showing an address signal
  • FIG. 5 (L) is an illustrative view showing a buffer output
  • FIG. 6 (A) is a waveform diagram showing a start signal
  • FIG. 6 (B) is an illustrative view showing an address signal
  • FIG. 6 (C) is an illustrative view showing a buffer output
  • FIG. 6 (D) is an illustrative view showing an address signal
  • FIG. 6 (E) is a waveform diagram showing an RAS signal
  • FIG. 6 (F) is a waveform diagram showing a CAS signal
  • FIG. 6 (G) is a waveform diagram showing a clock
  • FIG. 6 (H) is an illustrative view showing write data
  • FIG. 7 (A) is a waveform diagram showing a horizontal synchronizing signal
  • FIG. 7 (B) is a waveform diagram showing a bank switch signal
  • FIG. 7 (C) is a waveform diagram showing a write request
  • FIG. 7 (D) is an illustrative view showing an address signal
  • FIG. 7 (E) is an illustrative view showing an SDRAM output
  • FIG. 8 (A) is a waveform diagram showing a horizontal synchronizing signal
  • FIG. 8 (B) is a waveform diagram showing a bank switch signal
  • FIG. 8 (C) is an illustrative view showing an address signal
  • FIG. 8 (D) is an illustrative view showing a buffer output
  • FIGS. 8 (E) and (F) are illustrated views showing outputs of a D-FF circuit
  • FIG. 8 (G) is a waveform diagram showing an SW signal
  • FIG. 8 (H) is an illustrative view showing an output of SW
  • FIG. 8 (I) is an illustrative view showing an output of the D-FF circuit
  • FIG. 8 (J) is a waveform diagram showing an SW signal
  • FIGS. 8 (K) and (L) are illustrative views showing outputs of SW
  • FIGS. 8 (M) and (N) are illustrative views showing outputs of the D-FF circuit
  • FIG. 9 is a flowchart showing one part of CPU operation.
  • FIG. 10 is a flowchart showing another part of the CPU operation.
  • a digital camera 10 of this embodiment includes a CCD imager 12 .
  • the CCD imager 12 is mounted, at its front, with a primary color filter (not show) so that a subject optical image can be taken to the CCD imager 12 through this primary color filter.
  • the CCD imager 12 is driven by a timing signal outputted from a timing generator (TG) 13 in accordance with camera mode setting. That is, if an operator sets a mode set switch 86 to a camera side, a system controller 84 supplies a control signal to a CPU 68 through an interrupt terminal 68 a . Thereupon the CPU 68 causes a signal generator (SG) 15 to start so that the signal generator (SG) 15 outputs a horizontal synchronizing signal and vertical synchronizing signal.
  • the TG 13 creates a timing signal based on the horizontal synchronizing and vertical synchronizing signals to drive the CCD imager 12 in a progressive scan scheme. That is, the camera signal reading from the CCD imager 12 is commenced in the progressive scan scheme by merely starting the SG 15 from the CPU 68 .
  • the camera signal outputted from the CCD imager 12 is a primary-colored signal consisting of color components R, G and B for each pixel.
  • the outputted camera signal is subjected to well-known noise removal and level adjustment by a CDS/AGC circuit 14 , and then converted into digital-signal camera data by an A/D converter 16 operating at a clock rate of 12 MHz.
  • a signal processing circuit 18 performs YUV conversion with a ratio of 4:2:2 on the camera data outputted from the A/D converter 16 , thus creating image data, namely YUV data.
  • the signal processing circuit 18 also effects signal processing at a clock rate of 12 MHz as above depending upon the horizontal synchronizing and vertical synchronizing signals supplied from the SG 15 .
  • outputted simultaneously are Y data shown in FIG. 5 (B) and UV data shown in FIG. 5 (C) through respective two signal routes.
  • each of Y data, U data and V data is 8 bits per pixel.
  • the Y data is inputted, pixel by pixel, into four D-FF circuits 20 a - 20 d connected in serial.
  • the D-FF circuits 20 a - 20 d have their output to be simultaneously inputted to a D-FF circuit 24 . That is, 4 pixels or 32 bits of Y data are simultaneously inputted to the D-FF circuit 24 .
  • U data and V data are alternately outputted every 8 bits.
  • Each of the U data and V data has a half data mount of the Y data. Accordingly, 4 pixels of Y data are outputted through one signal bus during which 2 pixels of U data and V data are outputted through the other signal bus.
  • These 2-pixels U and V data are also simultaneously inputted to a D-FF circuit 26 through D-FF circuits 22 - 22 d.
  • the D-FF circuits 24 and 26 operate at a clock rate of 3 MHz.
  • Y data and UV data are respectively outputted from the D-FF circuits 24 and 26 at an interval of 32 bits and in timing of FIG. 5 (D) and FIG. 5 (E).
  • a switch SW 1 is switched by a SW signal, as shown in FIG. 5 (F). Due to this, time division multiplex is made on the outputs of the D-FF circuits 24 and 26 .
  • the time-divisionally multiplexed YUV data is outputted from the switch SW 1 , as shown in FIG. 5 (G). This YUV data has a transfer rate of 6 MHz.
  • the D-FF circuits 20 a - 20 d , 22 a - 22 d , 24 and 26 as well the switch SW 1 operate in compliance with the timing signal given from the TG 13 .
  • the buffer 28 is configured by a dual-port SRAM, as shown in FIG. 2 .
  • the buffer has a memory area divided into two banks. Each bank has the number of words “ 32 ” wherein each word has a capacity of 32 bits. Consequently, each bank can afford to store 64 pixels of YUV data.
  • the YUV data outputted through the switch SW 1 is inputted to the buffer 28 constructed as above.
  • a signal processing circuit 18 supplies an address signal shown in FIG. 5 (H) and a bank switch signal shown in FIG. 5 (I) to the buffer 28 , in synchronism with the YUV data. As a result, 64 pixels of YUV data is written onto the bank in an alternate fashion. Meanwhile, in each bank Y data is stored in a former half of 16 words and UV data is in a latter half of the 16 words. In this manner, the YUV data outputted through the SW 1 is written on the buffer 28 through DMA (Direct Memory Access).
  • DMA Direct Memory Access
  • the YUV data within each bank is read out by a memory control circuit 32 , namely through DMA, before the succeeding YUV data be written thereon.
  • the signal processing circuit 18 sends a read request shown in FIG. 5 (J) to the memory control circuit 32 in synchronism with rise and fall in the bank switch signal so that the memory control circuit 32 responds to the read request and reads the YUV data out of the bank.
  • the memory control circuit 32 outputs an address signal at a rate of 24 MHz as shown in FIG. 5 (K), and reads YUV data out of the buffer 28 as shown in FIG. 5 (L).
  • the write and read operations onto and from the buffer 28 are carried out in a complementary fashion wherein, when data is being written onto one bank, data reading is carried out from the other bank.
  • the CPU 68 supplies a control pulse to the signal processing circuit 18 .
  • This control pulse is latched by an RS-FF circuit 18 b so that the RS-FF circuit 18 b provides a high level gate signal to an AND circuit 18 a .
  • the gate is opened to cause the signal processing circuit 18 outputting a read request.
  • the read request is inputted to a mediation circuit 32 a through an RS-FF circuit 32 b provided in the memory control circuit 32 .
  • the mediation circuit 32 a receives also other requests from RS-FF circuit 32 c - 32 g , thus conducting mediations between the requests.
  • a predetermined start signal is outputted to a processing circuit 32 w.
  • the processing circuit 32 w has a configuration as shown in FIG. 4.
  • a bus 30 includes data buses 30 a - 30 d , address bus 30 e and control buses 30 f and 30 g .
  • the data buses 30 a and 30 b are connected to respective input terminals of 3-state buffers 32 i and 32 j .
  • the data buses 30 c and 30 d are commonly connected to the output terminals of the 3-state buffers 32 i , 32 j and 32 v and to an output terminal of a D-FF circuit 32 k .
  • the address bus 30 e and the control buses 30 f and 30 g are connected to a buffer control circuit 32 x.
  • D-FF circuits 32 k - 32 p are connected in serial, wherein the D-FF circuit 32 p has an output terminal connected to an input terminal of the 3-state buffer 32 q .
  • the 3-state buffer 32 q has an output terminal connected to SDRAM 34 through a data bus 33 a included in the bus 33 .
  • D-FF circuits 32 r - 32 u are inserted in serial connection between the output terminal of the 3-state buffer 32 q and the input terminal of the 3-state buffer 32 v .
  • the 3-state buffers 32 i , 32 j and 32 v are turned on/off by the buffer control circuit 32 x , whereas the 3-state buffer 32 q is turned on/off by an DRAM control circuit 32 h.
  • the processing circuit 32 w Upon processing the read request from the signal processing circuit 18 , the processing circuit 32 w responds to a start signal as shown in FIG. 6 (A) and outputs an address signal shown in FIG. 6 (B) to the buffer 28 , fetching YUV data shown in FIG. 6 (C) from the buffer 28 .
  • the fetched YUV data is written through DMA onto the SDRAM 34 .
  • the processing circuit 32 w performs the process at a clock rate of 24 MHz.
  • the buffer control circuit 32 x outputs the above-mentioned address signal through an address bus 30 e , and makes a chip select signal CS 1 low in level to turn on the 3-state buffer 32 j . Furthermore, the SDRAM control circuit 32 h turns on the 3-state buffer 32 q . Due to this, the YUV data fetched from the buffer 28 is outputted to the SDRAM 34 in timing shown in FIG. 6 (H), through the D-FF circuits 32 k - 32 p . That is, because four D-FF circuits 32 k - 32 p are interposed between the 3-state buffers 32 i and 32 j , the fetched YUV data is outputted to the SDRAM 34 is a delay of 4 clocks.
  • the SDRAM control circuit 32 h also outputs to the SDRAM 34 an address signal, RAS signal and CAS signal shown in FIGS. 6 (D)-(F).
  • the address signal is outputted to the SDRAM 34 through an address bus 33 b whereas the RAS signal and the CAS signal are outputted to the SDRAM 34 through control buses 33 c and 33 d .
  • the address signal first designates a row address and then, during a succeeding 4-clocks period, a column address.
  • the RAS signal falls simultaneously with designating the row address, while the CAS signal falls at a point of time of designating the column address. This allows the SDRAM 34 to recognize four addresses and writes 32 bits of YUV data shown in FIG. 6 (H) onto each of desired four addresses.
  • Such operations are carried out up to 64 pixels.
  • the processing circuit 32 w supplies an end signal to the mediation circuit 32 a each time the 64-pixels YUV data have been written, and the mediation circuit 32 a enters to a process for a next request. In this manner, read requests from the signal processing circuit 18 are processed a plurality of number of times, with a result that 1 screen of YUV data is written to the SDRAM 34 .
  • the YUV data written on the SDRAM 34 is read out of the SDRAM 34 by the interlace scan scheme based on a request from the NTSC encoder 50 , and written onto the buffer 36 .
  • the NTSC encoder 50 outputs to the memory control circuit 32 a write request to demand writing onto the buffer 36 in timing shown in FIG. 7 (C), based on the horizontal synchronizing and vertical synchronizing signals outputted from the SG 15 .
  • the NTSC encoder 50 receives a control pulse from the CPU 68 .
  • the RS-FF circuit 50 b shown in FIG. 3 creates a high level gate signal from this control pulse. Due to this, a write request is inputted to the memory control circuit 32 via an AND circuit 50 a.
  • the mediation circuit 32 responds to write request and outputs a predetermined start signal to the processing circuit 32 w .
  • the SDRAM control circuit 32 h shown in FIG. 4 supplies a 24-MHz address signal shown in FIG. 7 (D) to the SDRAM 34 .
  • the YUV data is read out of the SDRAM 34 at a clock rate of 24 MHz, as shown in FIG. 7 (E).
  • the buffer control circuit 32 x renders the chip select signal CS low level, and outputs an address signal and write enable signal WE 2 to the buffer 36 through the address bus 30 e and control bus 30 g.
  • the buffer 36 is configured as shown in FIG. 2, that is, it is formed by a dual-port SRAM similarly to the buffer 28 , to have a memory area possessing two banks.
  • the NTSC encoder 50 switches the level of a bank switch signal in synchronism with the write request, as shown in FIG. 7 (B). Consequently, the YUV data inputted from the memory control circuit 32 to the buffer 36 is written onto a specified bank by the bank switch signal. In this manner, the YUV data is read from the SDRAM 34 through DMA, and written to the buffer 36 by DMA.
  • the NTSC encoder 50 supplies a 6-MHz address signal shown in FIG. 8 (C) through the buffer 36 , simultaneously with switching over the bank. Due to this, the YUV data stored within the buffer 36 is read out at a clock rate of 6 MHz, as shown in FIG. 8 (D). The reading from the buffer 36 is also by DMA. The YUV data thus read out is latched by the D-FF circuits 38 and 40 at different in timing from each other. The clock rate of the D-FF circuits 38 and 40 given from the TG 13 is 3 MHz. Accordingly, Y data is outputted by the D-FF circuit 38 at timing shown in FIG. 8 (E), while UV data is outputted from the D-FF circuit 40 at timing shown in FIG. 8 (F).
  • the TG 13 also supplies an SW signal shown in FIG. 8 (G) to a switch SW 2 , and an SW signal shown in FIG. 8 (J) to switches SW 3 and SW 4 .
  • the SW signal of FIG. 8 (G) is controlled in synchronism with a 12-MHz clock, while the SW signal of FIG. 8 (J) is controlled in synchronism with a 6-MHz clock.
  • the switch SW 2 is connected to terminals S 1 -S 4 when the SW signal respectively assumes values “0”-“3”.
  • the switches SW 3 and SW 4 is connected to respective terminals S 5 and S 7 when the SW signal is at “0”, and to terminals S 6 and S 8 when the SW signal is at “1”.
  • the Y data is outputted through the switch SW 2 at a clock rate of 12 MHz, as shown in FIG. 8 (H).
  • the U data is outputted through the switch SW 3 at a clock rate of 6 MHz as shown in FIG. 8 (K), while the V data is through the switch SW 4 at a clock rate of 6 MHz as shown in FIG. 8 (L).
  • the Y data outputted through the switch SW 2 is supplied to a D/A converter 48 through a D-FF circuit 42 in timing shown in FIG. 8 (I), where it is converted into an analog Y signal.
  • the respective U and the V data outputted through the switches SW 3 and SW 4 are inputted to the NTSC encoder 50 through D-FF circuits 44 and 46 in timing shown in FIGS. 8 (M) and (N).
  • the encoded data by the NTSC encoder 50 is thereafter converted by a D/A converter 54 into an analog signal.
  • the outputs of the D/A converters 48 and 54 are added together by an adder 52 so that an add signal is outputted onto a monitor 56 . As a result, motion pictures are displayed in real time on the monitor 56 .
  • the image data is accessed through DMA to the buffer 28 and 36 and SDRAM 34 . That is, the CPU 68 has no bearing on the image data processing, except for starting the SG 1 5 upon setting the camera mode to supply a control pulse to the signal processing circuit 18 and NTSC encoder 50 .
  • the CPU 68 applies gating to a read request outputted from the signal processing circuit 18 . Specifically, the CPU 68 resets the RS-FF circuit 18 b shown in FIG. 3 to make low the level of a gate signal to be inputted to the AND circuit 18 a .
  • the RS-FF circuit 32 b provided at a front stage of the mediation circuit 32 a is reset at a predetermined interval by the mediation circuit 32 a with a result that the RS-FF circuit 32 b has an output maintained low in level. Accordingly, while the read request is being applied gating, the operations of FIGS. 5 (K) and (L) and FIG. 6 are suspended without reading image data out of the buffer 28 .
  • the bus 30 is left open correspondingly to the suspension of operation.
  • the memory control circuit 32 has a process rate of 24 MHz which is four times higher than the processing speed of the signal processing circuit 18 .
  • the bus 30 is occupied for 1 ⁇ 4 of the total time to transfer the image data read from the buffer 28 .
  • this operation is suspended by manipulating a shutter button 88 , whereby the bus 30 is released open for 1 ⁇ 4 of the total time.
  • the CPU 68 utilizes this bus-released duration to compress the image data stored within the SDRAM 34 , thereby fetching compressed image data onto a bus 66 side.
  • the write operation to the buffer 36 is continued, whereby a freeze picture upon operating the shutter button 88 is displayed on a monitor 56 .
  • the CPU 68 also supplies a control pulse to RS-FF circuits 60 c and 60 d provided in a JPEG compression/decompression circuit 60 shown in FIG. 3, opening the gates of AND circuits 60 a and 60 b .
  • read and write requests are inputted in predetermined timing from the JPEG compression/decompression circuit 60 to the memory control circuit 32 .
  • the write request is to demand writing of the image data of the SDRAM 34 onto a buffer 58 whereas the read request is to demand reading of the compressed image data stored within the buffer 62 . Consequently, a write request is inputted prior to inputting a read request.
  • the mediation circuit 32 a first supplies a start signal corresponding to the write request to the processing circuit 32 w .
  • the buffer control circuit 32 x shown in FIG. 4 makes a chip select signal CS 3 low in level.
  • the SDRAM control circuit 32 h reads image data out of the SDRAM 34 in a procedure same as that of the camera mode. As a result, image data is read at a clock rate of 24 MHz from the SDRAM 34 , which is outputted to the buffer 58 by way of the D-FF circuits 32 r - 32 u and the 3-state buffer 32 v .
  • the buffer control circuit 32 x also outputs an address signal and write enable signal WE 3 to the buffer 58 , simultaneously with the output of the image data. This causes the image data to be written into a predetermined address of the buffer 58 .
  • the CPU 68 further instructs the JPEG compression/decompression circuit 60 to compress the image data. Due to this, the JPEG compression/decompression circuit 60 reads image data from the buffer 58 , and compresses it by a JPEG scheme, writing the compressed image data onto the buffer 62 . Thus, the compressed image data stored within the buffer 62 is read out by the memory control circuit 32 in response to the read request from the JPEG compression/decompression circuit 60 , and again written onto the SDRAM 34 .
  • the mediation circuit 32 a in response to the read request the mediation circuit 32 a inputs a predetermined start signal to the processing circuit 32 w .
  • the buffer control circuit 32 x of FIG. 4 makes the chip select signal CS 4 low in level and outputs an address signal to the buffer 62 .
  • the SDRAM control circuit 34 turns on the 3-state buffer 32 q and inputs an address signal, RAS signal and CAS signal in predetermined timings to the SDRAM 34 . Due to this, the compressed image data stored in the buffer 62 is stored to a predetermined address of the SDRAM 34 .
  • the CPU 68 fetches this compressed image through a bus bridge 64 and write it to DRAM 70 .
  • the CPU 68 supplies a read request to the RSFF circuit 32 f provided in the memory control circuit 32 .
  • the mediation circuit 32 a supplies a predetermined start signal to the processing circuit 32 w and enables the bus bridge 64 by a bus-bridge control signal. Due to this, the-compressed image data is read out of the SDRAM 34 , and the buses 30 and 66 are connected to each other. The read-out compressed image data is transferred onto the bus 66 side via the bus 30 and bus bridge 64 .
  • the image data compression and compressed data fetching onto the bus 66 side is performed during the 1 ⁇ 4 duration for which the bus 30 is released open, as stated before.
  • the mediation circuit 32 a disables the bus bridge 64 , disconnecting between the bus 30 and the bus 66 .
  • the CPU 68 supplies a predetermined address signal and write enable signal to the DRAM 70 , to write the compressed image data fetched onto the bus 66 side to the DRAM 70 .
  • this compressed image data is read out and written to a memory card 80 via the bus 66 and I/F circuit 78 . That is, the CPU 68 accesses the DRAM 70 and the memory card 80 according to a program, thereby recording the DRAM 70 compressed image data to the memory card 80 .
  • the image data processing way is different on the respective side of the bus bridge 64 as a border.
  • On the bus 30 side image data processing is by DMA whereas on the bus 66 side image data processing is by the CPU 68 .
  • the bus 66 is connected with a PWM signal generating circuit 72 , PIO circuit 74 , flash memory 76 and asynchronous circuit (UART) 82 , besides the CPU 68 , DRAM 70 and I/F circuit 78 .
  • the PWM signal generating circuit 72 outputs a PWM signal in order to automatically control a focus lens (not shown).
  • the PIO circuit 74 outputs a strobe control signal to flash strobe (not shown) as required.
  • the flash memory 76 holds a program to be processed by the CPU 68 .
  • the asynchronous circuit 82 outputs image data to an outside through RS 232 C.
  • the CPU 68 reads a program from the flash memory 76 and controls the PWM signal generating circuit 72 , the PIO circuit 74 and the asynchronous circuit 82 according to the read program.
  • the CPU 68 reproduces from the memory card 80 uncompressed image data. This data, after once held within the DRAM 70 , is outputted to the memory control circuit. It is noted that the CPU 68 supplies a write request to the RS-FF circuit 32 g of FIG. 3 before reading the compressed image data from the DRAM 70 . In response, the mediation circuit 32 a enables the bus bridge 64 , and supplies a predetermined start signal to the processing circuit 32 w . Due to this, the compressed image data read from the DRAM 70 is inputted to the processing circuit 32 w via the bus 66 , bus bridge 64 and bus 30 , and written to the SDRAM 34 by DMA.
  • the CPU 68 also instructs the JPEG compression/decompression circuit 60 to decompress the compressed image data stored within the SDRAM 34 . Due to this, the JPEG compression/decompression circuit 60 supplies read and write requests to the memory control circuit 32 , in a manner similar to the above-stated case.
  • the compressed image data stored in the SDRAM 34 is read by the memory control circuit 32 in response to the read request, and thereafter inputted to the JPEG compression/decompression circuit 60 through the buffer 58 .
  • the JPEG compression/decompression circuit 60 decompresses the compressed image data bus inputted, and writes a decompressed image data to the buffer 62 .
  • the memory control circuit 32 responds to the write request and reads the image data from the buffer 62 and writes it to the SDAM 34 . That is, the decompressing the compressed image data stored in the SDRAM 34 and the writing the decompressed image data to the SDRAM 34 is also implemented by DMA.
  • the CPU 68 in also the reproduce mode, supplies a control pulse to the RS-FF circuit 50 b shown in FIG. 3 . Due to this, the NTSC encoder 50 inputs a write request to the memory control circuit 32 similarly to the camera mode, and the memory control circuit 32 in turn reads the image data out of the SDRAM 34 . In the reproduce mode, no control pulses are supplied to the signal processing circuit 18 , and the SDRAM 34 is not updated by the photographic image data. Accordingly, same image data is repeatedly read from the SDRAM 34 whereby a still picture corresponding to the image data reproduced from the memory card 80 is displayed on the monitor 56 . Incidently, if the operator manipulates a frame feed switch 90 , another one of the compressed image data is reproduced from the memory card 80 , and another still picture is displayed on the monitor 56 .
  • the CPU 68 concretely processes on a flowchart as shown in FIG. 9 and FIG. 10 . If the mode set switch 86 is set to a camera side, the CPU 68 processes an interrupt routine of FIG. 9 . If the mode set switch 86 is set to a reproduce side, the CPU 68 processes an interrupt routine of FIG. 10 .
  • step S 1 is started DMA to a camera signal process block. That is, SG 15 is started to supply a control pulse to the signal processing circuit 18 .
  • the signal processing circuit 18 processes photographic image data to write it onto the buffer 28 , and supplies a read request to the memory control circuit 32 .
  • the photographic image data is written to the SDRAM 34 .
  • the CPU 68 then starts, in step S 3 , DMA to an encode block. That is, a control pulse is supplied to the NTSC encoder 50 . Due to this, the NTSC encoder 50 supplies a write request to the memory control circuit 32 .
  • the memory control circuit 32 in turn read the image data from the SDRAM 32 and writes it to the buffer 36 .
  • the NTSC encoder 50 further processes the image data written on the buffer 36 and output it onto the monitor 56 . As a result, motion pictures are displayed in real time on the monitor 56 .
  • step S 7 the DMA to the camera signal process block is stopped, and in step S 9 DMA to a compression process block is started. That is, the RS-FF circuit 18 b of the signal processing circuit 18 is reset and the RS-FF circuits 60 c and 60 d of the JPEG compression/decompression circuit 60 are supplied by a control pulse. This suspends the read request from outputting from the signal processing circuit 18 to the memory control circuit 32 . Instead, read and write requests are inputted from the JPEG compression/decompression circuit 60 to the memory control circuit 32 . In step S 9 a compression instruction also is supplied to the JPEG compression/decompression circuit 60 with a result that the SDRAM 34 is written by compressed image data.
  • the CPU 68 thereafter outputs in step S 11 a read request to the memory control circuit 32 to fetch the compressed image data from the SDRAM 34 and temporarily hold it in the DRAM 70 . Then in step S 13 the compressed image data in the DRAM 70 is recorded on the memory card 80 .
  • step S 15 of FIG. 10 the compressed image data is read out of the memory card 80 and temporarily written onto the DRAM 70 .
  • step S 17 the compressed image data in the DRAM 70 is given together with the write request to the memory control circuit 32 .
  • the compressed image data is stored in the SDRAM 34 by the memory control circuit 32 .
  • the CPU 68 subsequently starts in step S 19 DMA to a decompression process block. That is, a decompression instruction and to control pulses are given to the JPEG compression/decompression circuit 60 . Due to this, the compressed image data of the SDRAM 34 is decompressed by the JPEG compression/decompression circuit 60 , and the decompressed image data is again written onto the SDRAM 34 .
  • the CPU 68 thereafter starts, in step S 21 , DMA to an encode block. At this time, the similar process to the step S 3 is executed thereby displaying reproduced image on the monitor 56 . If the operator manipulates a frame feed switch 90 , the CPU in step S 23 determines “YES”, and returns to the step S 15 , to reproduce another one of compressed data from the memory card 80 . As a result, renewal is made for on-the-monitor 56 display.
  • image data is processed by DMA on the bus 30 side with reference to the bus bridge 64 as a border.
  • image data, lens focus and strobe are processed in a software manner by the CPU 68 .
  • DMA processing data is transferred through the bus 30 (high speed bus) while CPU processing data is through the bus 66 (low speed bus).
  • the buses 30 and 66 are connected as required with each other by the bus bridge 64 . Due to this, the DMA processing data and the CPU processing data can be efficiently transferred thereby increasing the overall process speed.
  • the image data transferred from the bus 30 side to the bus 66 side or that reproduced from the memory card was written on the DRAM 70 .
  • SRAM may be arranged instead of the DRAM 70 . In such a case, the SRAM requires to be connected to the CPU 68 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Studio Devices (AREA)
  • Television Signal Processing For Recording (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)
  • Image Input (AREA)
US09/306,764 1998-05-11 1999-05-07 Digital camera using separate buses for transferring DMA processed data and CPU processed data Expired - Fee Related US6683642B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10-127339 1998-05-11
JP12733998A JP3296780B2 (ja) 1998-05-11 1998-05-11 ディジタルカメラ

Publications (1)

Publication Number Publication Date
US6683642B1 true US6683642B1 (en) 2004-01-27

Family

ID=14957484

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/306,764 Expired - Fee Related US6683642B1 (en) 1998-05-11 1999-05-07 Digital camera using separate buses for transferring DMA processed data and CPU processed data

Country Status (5)

Country Link
US (1) US6683642B1 (zh)
EP (1) EP0957632A3 (zh)
JP (1) JP3296780B2 (zh)
KR (1) KR100539637B1 (zh)
CN (1) CN1171233C (zh)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020105580A1 (en) * 2001-02-05 2002-08-08 The United States Of America Represented By The Secretary Of The Navy Controllable digital camera system
US20020124122A1 (en) * 2001-03-02 2002-09-05 Noboru Hosokawa Video transmission apparatus for connecting to a network
US20030160885A1 (en) * 2002-02-26 2003-08-28 Mega Chips Corporation AF evaluation value calculating device
US20030234868A1 (en) * 2002-06-25 2003-12-25 Canon Kabushiki Kaisha Image capture apparatus with variable image data transfer rate based on operating status
US20050038946A1 (en) * 2003-08-12 2005-02-17 Tadpole Computer, Inc. System and method using a high speed interface in a system having co-processors
US20050083418A1 (en) * 2003-10-16 2005-04-21 Mega Chips Lsi Solutions Inc. Camera control device
US20050174602A1 (en) * 2004-02-10 2005-08-11 Konica Minolta Business Technologies, Inc. Image processing apparatus
US20060152595A1 (en) * 2003-04-07 2006-07-13 Jung-Hee Ryu Method for capturing of real-time image
US20060199996A1 (en) * 2005-03-04 2006-09-07 Ricardo Caraballo Sling for supporting and occluding a tissue and method of using the same
US20070046684A1 (en) * 2005-08-23 2007-03-01 Eric Jeffrey Methods and Apparatus for Efficiently Accessing Reduced Color-Resolution Image Data
US20070216948A1 (en) * 2006-03-14 2007-09-20 Nokia Corporation System and method for enabling the fast extraction of interleaved image data
US20070273773A1 (en) * 2000-08-09 2007-11-29 Nikon Corporation Electronic camera for displaying a preview image during still image capture
US20080174822A1 (en) * 2006-09-11 2008-07-24 Sony Corporation Image-data processing apparatus and image-data processing method
US20090015701A1 (en) * 2005-11-11 2009-01-15 Yo-Hwan Noh Image processing method and device
US20110109766A1 (en) * 2009-11-10 2011-05-12 Jong Ho Roh Camera module for reducing shutter delay, camera including the same, and method of driving the same

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004266761A (ja) * 2003-03-04 2004-09-24 Canon Inc 撮像装置
US8072643B2 (en) 2004-12-17 2011-12-06 Sanyo Electric Co., Ltd. Image processing apparatus
JP4991816B2 (ja) * 2009-09-30 2012-08-01 シャープ株式会社 画像処理装置
US9159297B2 (en) * 2010-05-18 2015-10-13 Seiko Epson Corporation Image-displaying device and display timing control circuit

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05227506A (ja) 1992-02-14 1993-09-03 Fujitsu Ltd 画像データ転送方式
JPH05346946A (ja) 1992-06-16 1993-12-27 Canon Inc 画像処理装置
US5335321A (en) * 1992-06-19 1994-08-02 Intel Corporation Scalable multimedia platform architecture
JPH07298112A (ja) 1994-04-26 1995-11-10 Canon Inc 動画撮像システム
US5640543A (en) * 1992-06-19 1997-06-17 Intel Corporation Scalable multimedia platform architecture
US5963717A (en) * 1996-01-31 1999-10-05 Fuji Xerox Co., Ltd. Image processing apparatus
US6219628B1 (en) * 1997-08-18 2001-04-17 National Instruments Corporation System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations
US6243108B1 (en) * 1992-11-02 2001-06-05 Fujitsu Limited Method and device for processing image data by transferring the data between memories
US6282462B1 (en) * 1996-06-28 2001-08-28 Metrovideo Inc. Image acquisition system
US6429896B1 (en) * 1996-02-21 2002-08-06 Chinon Kabushiki Kaisha Digital camera and external device for image storage and camera control

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5960155A (en) * 1993-08-09 1999-09-28 Ricoh Company, Ltd. Electronic still camera
JP3235916B2 (ja) * 1993-08-09 2001-12-04 株式会社リコー 電子スチルカメラ

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05227506A (ja) 1992-02-14 1993-09-03 Fujitsu Ltd 画像データ転送方式
JPH05346946A (ja) 1992-06-16 1993-12-27 Canon Inc 画像処理装置
US5335321A (en) * 1992-06-19 1994-08-02 Intel Corporation Scalable multimedia platform architecture
US5640543A (en) * 1992-06-19 1997-06-17 Intel Corporation Scalable multimedia platform architecture
US6243108B1 (en) * 1992-11-02 2001-06-05 Fujitsu Limited Method and device for processing image data by transferring the data between memories
JPH07298112A (ja) 1994-04-26 1995-11-10 Canon Inc 動画撮像システム
US5963717A (en) * 1996-01-31 1999-10-05 Fuji Xerox Co., Ltd. Image processing apparatus
US6429896B1 (en) * 1996-02-21 2002-08-06 Chinon Kabushiki Kaisha Digital camera and external device for image storage and camera control
US6282462B1 (en) * 1996-06-28 2001-08-28 Metrovideo Inc. Image acquisition system
US6219628B1 (en) * 1997-08-18 2001-04-17 National Instruments Corporation System and method for configuring an instrument to perform measurement functions utilizing conversion of graphical programs into hardware implementations

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7453495B2 (en) 2000-08-09 2008-11-18 Nikon Corporation Electronic camera for displaying a preview image during still image capture
US20070273773A1 (en) * 2000-08-09 2007-11-29 Nikon Corporation Electronic camera for displaying a preview image during still image capture
US20020105580A1 (en) * 2001-02-05 2002-08-08 The United States Of America Represented By The Secretary Of The Navy Controllable digital camera system
US6927790B2 (en) * 2001-02-05 2005-08-09 The United States Of America As Represented By The Secretary Of The Navy Digital camera system providing for control of a camera's operational parameters and image capture
US20020124122A1 (en) * 2001-03-02 2002-09-05 Noboru Hosokawa Video transmission apparatus for connecting to a network
US7472410B2 (en) * 2001-03-02 2008-12-30 Hitachi Kokusai Electric Inc. Video transmission apparatus for connecting to a network
US7196729B2 (en) * 2002-02-26 2007-03-27 Mega Chips Corporation AF evaluation value calculating device
US20030160885A1 (en) * 2002-02-26 2003-08-28 Mega Chips Corporation AF evaluation value calculating device
US20030234868A1 (en) * 2002-06-25 2003-12-25 Canon Kabushiki Kaisha Image capture apparatus with variable image data transfer rate based on operating status
US7379090B2 (en) * 2002-06-25 2008-05-27 Canon Kabushiki Kaisha Image capture apparatus with variable image data transfer rate based on operating status
US20060152595A1 (en) * 2003-04-07 2006-07-13 Jung-Hee Ryu Method for capturing of real-time image
US20050038946A1 (en) * 2003-08-12 2005-02-17 Tadpole Computer, Inc. System and method using a high speed interface in a system having co-processors
US7750954B2 (en) * 2003-10-16 2010-07-06 Megachips Corporation Camera control device
US20050083418A1 (en) * 2003-10-16 2005-04-21 Mega Chips Lsi Solutions Inc. Camera control device
US20050174602A1 (en) * 2004-02-10 2005-08-11 Konica Minolta Business Technologies, Inc. Image processing apparatus
US20060199996A1 (en) * 2005-03-04 2006-09-07 Ricardo Caraballo Sling for supporting and occluding a tissue and method of using the same
US7868898B2 (en) * 2005-08-23 2011-01-11 Seiko Epson Corporation Methods and apparatus for efficiently accessing reduced color-resolution image data
US20070046684A1 (en) * 2005-08-23 2007-03-01 Eric Jeffrey Methods and Apparatus for Efficiently Accessing Reduced Color-Resolution Image Data
US20090015701A1 (en) * 2005-11-11 2009-01-15 Yo-Hwan Noh Image processing method and device
US8018499B2 (en) * 2005-11-11 2011-09-13 Mtekvision Co., Ltd. Image processing method and device using different clock rates for preview and capture modes
US20070216948A1 (en) * 2006-03-14 2007-09-20 Nokia Corporation System and method for enabling the fast extraction of interleaved image data
US9007646B2 (en) * 2006-03-14 2015-04-14 Core Wireless Licensing S.A.R.L. System and method for enabling the fast extraction of interleaved image data
US20080174822A1 (en) * 2006-09-11 2008-07-24 Sony Corporation Image-data processing apparatus and image-data processing method
US8350927B2 (en) * 2006-09-11 2013-01-08 Sony Corporation Image-data processing apparatus and image-data processing method
US20110109766A1 (en) * 2009-11-10 2011-05-12 Jong Ho Roh Camera module for reducing shutter delay, camera including the same, and method of driving the same
US8872931B2 (en) * 2009-11-10 2014-10-28 Samsung Electronics Co., Ltd. Camera module for reducing shutter delay, camera including the same, and method of driving the same

Also Published As

Publication number Publication date
JP3296780B2 (ja) 2002-07-02
KR19990088144A (ko) 1999-12-27
EP0957632A3 (en) 2007-01-17
EP0957632A2 (en) 1999-11-17
CN1171233C (zh) 2004-10-13
KR100539637B1 (ko) 2005-12-29
JPH11331671A (ja) 1999-11-30
CN1236169A (zh) 1999-11-24

Similar Documents

Publication Publication Date Title
US6683642B1 (en) Digital camera using separate buses for transferring DMA processed data and CPU processed data
US6671408B1 (en) Motion image reproducing apparatus
US5444483A (en) Digital electronic camera apparatus for recording still video images and motion video images
US20090046193A1 (en) Digital camera
US7154550B1 (en) Electronic camera for quickly confirming a recorded image
JP3348917B2 (ja) 画像信号処理装置
US6661452B1 (en) Digital camera capable of decreasing a required memory capacity
US6774940B1 (en) Electronic camera apparatus having image reproducing function and method for controlling reproduction thereof
US7295231B1 (en) Digital camera
US7573511B2 (en) Digital camera
JP2002262175A (ja) ディジタルカメラ
JP3075265B2 (ja) ディジタルスチルカメラおよび画像データの処理装置
JP2000050127A (ja) 電子スチルカメラ及びその制御方法
US6434281B1 (en) Signal processing apparatus
JP3745605B2 (ja) 電子スチルカメラ
JPH08289207A (ja) ディジタルカメラ
KR100189057B1 (ko) 정지영상 취득기능을 갖는 캠코더
JPH11252502A (ja) ディジタルカメラ
JP2002281460A (ja) フレームメモリの構成方式
JP2002320187A (ja) 撮像装置
JP2000244867A (ja) 画像記録装置
JPH11331859A (ja) 撮像装置およびその信号処理方法
JPH05101170A (ja) 画像データ処理装置
JPH04241592A (ja) カラー画像信号再生装置
JPH11168690A (ja) ディジタルスチルカメラ用信号処理装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: SANYO ELECTRIC CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOBAYASHI, AKIO;ASAEDA, TORU;OKADA, HIDEFUMI;REEL/FRAME:009955/0631

Effective date: 19990420

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: XACTI CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:032467/0095

Effective date: 20140305

AS Assignment

Owner name: XACTI CORPORATION, JAPAN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE INCORRECT PATENT NUMBER 13/446,454, AND REPLACE WITH 13/466,454 PREVIOUSLY RECORDED ON REEL 032467 FRAME 0095. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:032601/0646

Effective date: 20140305

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20160127