US6200121B1 - Process for concurrently molding semiconductor chips without void and wire weep and molding die used therein - Google Patents

Process for concurrently molding semiconductor chips without void and wire weep and molding die used therein Download PDF

Info

Publication number
US6200121B1
US6200121B1 US09/337,609 US33760999A US6200121B1 US 6200121 B1 US6200121 B1 US 6200121B1 US 33760999 A US33760999 A US 33760999A US 6200121 B1 US6200121 B1 US 6200121B1
Authority
US
United States
Prior art keywords
cavity
synthetic resin
molding die
set forth
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/337,609
Inventor
Hisayuki Tsuruta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TSURUTA, HISAYUKI
Priority to US09/680,915 priority Critical patent/US6315540B1/en
Application granted granted Critical
Publication of US6200121B1 publication Critical patent/US6200121B1/en
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: NEC ELECTRONICS CORPORATION
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF ADDRESS Assignors: RENESAS ELECTRONICS CORPORATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
    • B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
    • B29C45/00—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor
    • B29C45/14—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles
    • B29C45/14639—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles for obtaining an insulating effect, e.g. for electrical components
    • B29C45/14655—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles for obtaining an insulating effect, e.g. for electrical components connected to or mounted on a carrier, e.g. lead frame
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
    • B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
    • B29C45/00—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor
    • B29C45/17—Component parts, details or accessories; Auxiliary operations
    • B29C45/26—Moulds
    • B29C45/2669—Moulds with means for removing excess material, e.g. with overflow cavities
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
    • B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
    • B29C45/00—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor
    • B29C45/17—Component parts, details or accessories; Auxiliary operations
    • B29C45/26—Moulds
    • B29C45/27—Sprue channels ; Runner channels or runner nozzles
    • B29C45/2701—Details not specific to hot or cold runner channels
    • B29C45/2708—Gates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15182—Fan-in arrangement of the internal vias
    • H01L2924/15184—Fan-in arrangement of the internal vias in different layers of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • This invention relates to a packaging technology and, more particularly, to a process for molding semiconductor chips and a molding die used therein.
  • a tape ball grid array package, a plastic ball grid array package, a fine pitch ball grid array package and a chip size package are examples of the known package.
  • a surface-mounting package such as the plastic ball grid array package and the chip size package has a ball grid array directly connected to a circuit board, and is appropriate for miniature electric products.
  • a typical example of the packaging process is disclosed in Japanese Patent Publication of Unexamined Application No. 9-252065.
  • the prior art packaging process starts with preparation of a printed circuit panel.
  • a conductive pattern was printed on an insulating plate of glass fiber reinforced epoxy resin or polyimide, and the conductive pattern and the insulating plate as a whole constitute the printed circuit panel.
  • the printed circuit panel is placed on a die.
  • a punch is pressed against the printed circuit panel, and cuts a circuit frame from the printed circuit panel.
  • the punch is spaced from the circuit frame, and a scrap is left on the die.
  • the circuit frame is upwardly pushed back, and returns into the hollow space formed in the scrap.
  • the circuit frame is snugly received in the scrap, and does not drop out from the scrap.
  • a suitable temporary fastening means may be formed in the scrap.
  • the semiconductor chip is bonded to the circuit frame pushed back into the scrap, and the conductive wires electrically connect the bonding pads on the semiconductor chip to the conductive pattern of the circuit frame.
  • the semiconductor chip bonded to the circuit frame is placed in a cavity formed in a molding die, and melted synthetic resin is introduced into the cavity. The synthetic resin is solidified, and the semiconductor chip is sealed in the plastic package.
  • the solder balls are formed on the reverse surface of the circuit frame, and the prior art semiconductor device is completed. Upon completion, the semiconductor device is separated from the scrap. Thus, the semiconductor chip is mounted on the circuit frame temporarily fastened to the scrap, and the semiconductor device is separated from the scrap after the molding.
  • Another prior art process is disclosed in Japanese Patent Publication of Unexamined Application No. 9-36155. According to the prior art packaging technology disclosed in the Japanese Patent Publication of Unexamined Application, plural semiconductor chips are mounted on a printed circuit panel at intervals, and frames are fixed to the printed circuit panel in such a manner as to surround the semiconductor chips respectively. The printed circuit panel is cut into substrates where the semiconductor chips are respectively mounted. The semiconductor chip mounted on the substrate is located inside the frame, and the peripheral area of the substrate is outside the frame.
  • the substrate is clamped between an upper die and a lower die, and the frame, the upper die and the lower die define a cavity in the molding die.
  • a gate is formed at a corner of the cavity or a mid point of an edge defining a part of the cavity.
  • Melted synthetic resin is introduced through the gate and the frame into the cavity, and is solidified. As a result, the semiconductor chip is sealed in the molding material.
  • the economical process had the steps of arranging semiconductor chips on a circuit panel, sealing the semiconductor chips on the circuit panel in a large piece of molding material and cutting the molded product into products of a semiconductor device.
  • known molding dies were causative of voids and wire weep.
  • the known molding die had a gate opposite to a semiconductor device.
  • melted synthetic resin tended to flow into the gaps between the semiconductor chips, and did not fill the space over the semiconductor chips.
  • the melted synthetic resin flowing into the gaps was causative of the wire weep and the voids over the semiconductor chips.
  • the present inventor concentrated his efforts on a molding process free from the voids and wire weep and a new structure of a molding die used therein.
  • the present invention proposes to form a gate along a peripheral edge of a cavity.
  • a process for producing semiconductor devices comprising the steps of a) preparing a circuit panel having plural conductive patterns formed on an insulating layer and plural semiconductor chips mounted on the circuit panel and electrically connected to the plural conductive patterns, respectively, b) accommodating the semiconductor chips mounted on the circuit panel in a cavity of a molding die having a gate extending along one of peripheral lines defining the cavity, c) supplying melted synthetic resin through the gate into the cavity so as to fill the vacant space of the cavity therewith, d) solidifying the melted synthetic resin so as to seal the semiconductor chips into a large piece of synthetic resin and e) cutting the large piece of synthetic resin in such a manner that the semiconductor chips are sealed in small pieces of synthetic resin, respectively.
  • a molding die for packaging semiconductor chips in a piece of synthetic resin
  • the molding die comprises a die block defining a cavity having peripheral lines and accommodating the semiconductor chips mounted on a circuit panel and a gate open to the cavity along one of the peripheral lines and connected to a source of melted synthetic resin for supplying the melted synthetic resin into a vacant space of the cavity over the aforesaid one of the peripheral lines.
  • FIG. 1 is a cross sectional view showing the structure of the semiconductor device fabricated through a process according to the present invention
  • FIGS. 2A to 2 C are plane views showing a process for producing a semiconductor device according to the present invention.
  • FIG. 3 is a perspective view showing a cutter for separating semiconductor devices from a package panel
  • FIG. 4 is a cross sectional view showing the inside of a molding die used in a process according to the present invention.
  • FIG. 5 is a bottom view showing an upper die forming a part of the molding die
  • FIGS. 6A to 6 D are cross sectional views showing a molding work forming a part of the process according to the present invention.
  • FIGS. 7A and 7B are bottom views showing the inside of the molding die in the molding work.
  • FIG. 1 illustrates a semiconductor device fabricated through a process embodying the present invention.
  • the semiconductor device largely comprises a semiconductor chip 1 , a package 2 and conductive wires 3 .
  • circuit components and wiring lines are incorporated in the semiconductor chip 1 , and form an integrated circuit.
  • the integrated circuit is connected to bonding pads 1 a , and only one bonding pad 1 a is shown in figure
  • the package 2 is broken down into a substrate 2 a , ball bumps 2 b and a piece of synthetic resin 2 c .
  • the synthetic resin is dielectric, and is a kind of thermosetting resin such as, for example, a long gel type thermosetting resin.
  • the substrate 2 a includes an insulating tape 2 d such as, for example, polyimide and a conductive pattern 2 e of copper adhered to the insulating tape 2 d . Though-holes are formed in the insulating tape 2 d , and the conductive pattern 2 e is exposed to the through-holes.
  • the ball bumps 2 b pass through the through-holes, and are connected to the conductive pattern 2 e .
  • the conductive pattern 2 e is connected through the conductive wires 3 to the bonding pads 1 a .
  • the semiconductor chip 1 is fixed to the substrate 2 by means of an adhesive compound layer 4 .
  • the piece of synthetic resin 2 c has a bottom surface 2 f held in contact with the entire exposed surface of the substrate 2 a , a top surface 2 g extending substantially in parallel to the substrate 2 a and side surfaces 2 h .
  • the top surface 2 g is as wide as the substrate 2 a , and, accordingly, the side surfaces 2 h are substantially perpendicular to the insulating tape 2 d .
  • the piece of synthetic resin 2 c is a rectangular parallelepiped configuration.
  • the synthetic resin is a kind of thermosetting resin such as, for example, epoxy.
  • a long-gel type thermosetting resin is desirable.
  • the piece of synthetic resin of the prior art semiconductor device has a bottom surface wider than the top surface, and the oblique side surfaces consumes a peripheral area around the semiconductor chip.
  • the area occupied by the side surfaces 2 h is approximately equal to zero, and the piece of synthetic resin 2 c is smaller in volume than the piece of synthetic resin used in the prior art semiconductor device.
  • an alignment mark is formed on the piece of synthetic resin 2 c.
  • FIGS. 2A to 2 C illustrate a process sequence embodying the present invention.
  • the process starts with preparation of a panel 11 .
  • the panel 11 is a set of the substrates 2 a .
  • the semiconductor chips 1 are bonded to the panel 11 , and form an array as shown in FIG. 2 A.
  • the gap between the semiconductor chips 1 is narrower than the gap between the semiconductor chips in the prior art semiconductor device. This is because of the fact that an extremely thin rotating disk blade is used as a cutter.
  • the bonding wires 3 are connected to the conductive pattern 2 e around each of the semiconductor chips 1 . For this reason, the semiconductor chips 1 are spaced to the extent permitting a bonding machine to connect the conductive wires 3 to the conductive patterns 2 e and the rotating disk blade to pass between the adjacent conductive patterns 2 e.
  • the manufacturer makes the gap narrower.
  • the manufacturer makes the gap as narrow as possible in so far as the synthetic resin flows into the gap between the adjacent semiconductor chips 1 .
  • the array of semiconductor chips 1 is sealed in a large piece of the synthetic resin 12 , together.
  • a transfer molding may be used for sealing the semiconductor chips 1 in the synthetic resin.
  • an extremely narrow peripheral area is remain outside the large piece of synthetic resin 12 , the array of semiconductor chips 1 are covered with the large piece of synthetic resin 12 , and the panel 11 , the semiconductor chips 1 and the large piece of synthetic resin 12 as a whole constitute a package panel 13 .
  • the large piece of synthetic resin 12 has a flat top surface.
  • Solder balls are formed on the reverse surface of the package panel 13 , and serve as the ball bumps 2 b.
  • the package panel 13 is placed on a worktable of a dicing machine.
  • the dicing machine is equipped with a rotating disk blade 14 (see FIG. 3 ), and the package panel 13 are cut into dices 15 along cutting lines indicated by dot-and-dash lines in FIG. 2 C.
  • the rotating disk blade 14 is a kind of grinding wheel, and is of the order of 150 microns wide.
  • the rotating disk blade 14 is much narrower than the area consumed by the punch, and scrap is negligible.
  • the dices 15 are individual products of the semiconductor device.
  • the dices 61 are marked as by step SP 4 .
  • the gap between the semiconductor chips 1 is much narrower than that of the prior art, and, accordingly, the panel is shared between the products of the semiconductor device more than those of the prior art.
  • the process according to the present invention allows the manufacturer to arrange the semiconductor chips in five rows and twenty-seven columns on the same panel.
  • the present inventor evaluated the process according to the present invention by using various kinds of semiconductor chips, and confirmed that the semiconductor chips are twice to three times larger in number than those of the prior art. Thus, the process according to the present invention effectively reduces the production cost of the semiconductor device.
  • FIGS. 4 and 5 show a molding die 20 used in the process described hereinbefore.
  • the molding die 20 has an upper die 21 and a lower die, which is separable from the upper die 21 .
  • a recess 21 a is formed in the upper die 21
  • another recess 22 a is formed in the lower die 22 .
  • the recesses 21 a / 22 a form a cavity 23 .
  • the semiconductor chips 1 arranged on the panel 13 are accommodated in the cavity 23 .
  • the recess 22 a is shallow, and the panel 13 is received in the recess 22 a .
  • the recess 21 a formed in the upper die 21 is deep, and the semiconductor chips 1 are covered with the large piece of synthetic resin 2 c in the deep recess 21 a.
  • a gate 21 b is further formed in the upper die 21 , and a projection 21 c separates the gate 21 b from the recess 21 a .
  • the projection 21 c is elongated along one of the side edges of the cavity 23 .
  • the side edges of the cavity 23 are longer than the end edges thereof.
  • the projection 21 c forms a narrow gap 21 d over the panel received in the recess 22 a , and the gate 21 b is connected through the narrow gap 21 d to the cavity 23 .
  • the gate 21 b also extends along the side edge of the cavity 23 , and the narrow gap 21 d is formed along the side edge.
  • the upper die 21 further has another projection 21 e , and the another projection 21 e extends in parallel to the projection 21 c along the other of the side edges of the cavity 23 .
  • the projection 21 e also forms a narrow gap 21 f over the panel, and separates a dummy cavity 21 g from the cavity 23 .
  • the cavity 23 is connected through the narrow gap 21 f to the dummy cavity 21 g , and the dummy cavity 21 g is in parallel to the gate 21 b.
  • the molding die 20 is connected to the left side of a center block 24 . Though not shown in FIG. 4, another molding die is connected to the right side of the center block 24 , and the center block 24 supplies melted synthetic resin to both molding dies.
  • the center block 24 has an upper block 24 a and a lower block 24 b , which is separable from the upper block 24 a.
  • Plural pots 24 c are formed in the lower block 24 b , and are arranged along the gate 21 b .
  • Plungers 24 d are received in the pots 24 c , respectively, and are reciprocally moved in the associated pots 24 c as indicated by arrow AR 1 .
  • culls 24 e and runners 24 f are formed in the upper block 24 a .
  • the culls 24 e are located over the pots 24 c , respectively, and are connected through the runners 24 f to the gate 21 b .
  • the runners 24 f are open to the gate 21 b at constant intervals, and melted synthetic resin are uniformly supplied to the entire space of the gate 21 b.
  • Pieces of synthetic resin 25 are respectively put in the pots 24 c , and heat is applied to the pieces of synthetic resin 25 .
  • the plungers 24 d are upwardly moved, and push the melted synthetic resin through the culls 24 e , the runners 24 f into the gate 21 b , and are in turn injected from the gate 21 b through the narrow gap 21 d into the cavity 23 .
  • the melted synthetic resin is injected through the narrow gap 21 d , which is as long as the side edge of the cavity 23 , and uniformly flows through the narrow gap 21 d into the cavity 23 .
  • the melted synthetic resin is not concentrated, and flows into the cavity at a low velocity, because the narrow gap 21 d is formed over the side edge of the cavity 23 .
  • the melted synthetic resin does not push down the conductive wires 3 , and flows into the space over the semiconductor chips 1 as well as the gap therebetween.
  • the dummy cavity 21 g is effective against the wire weep and the voids. If the dummy cavity is not formed in the molding die 20 , part of the melted synthetic resin reaches the inner wall opposite to the gate earlier than the remaining melted synthetic resin, and returns toward the gate. Such a reverse flow is causative of turbulence, and the wire weep and the voids tend to occur. However, the molding die 20 has the dummy cavity 21 g , and the melted synthetic resin enters the dummy cavity 21 g through the narrow gap 21 f . No reverse flow takes place. The melted synthetic resin smoothly flows over the cavity 23 . In other words, the dummy cavity 23 enhances the smoothness of the flow. Thus, the narrow gap 21 d along the side edge and the dummy cavity 21 g prevent the package panel 13 from the wire weep and the voids.
  • the molding work is detailed hereinbelow with reference to FIGS. 6A to 6 D.
  • the molding work is corresponding to the step shown in FIG. 2C, and the manufacturer obtains the package panel 13 through the molding work.
  • the upper die and the upper block 21 / 24 a are separated from the lower die and the lower block 22 / 24 b .
  • the semiconductor chips 1 mounted on the panel are inserted into the gap between the upper die 21 and the lower die 22 , and the panel is received into the recess 22 a .
  • Pieces of synthetic resin 25 or grains of synthetic resin are supplied to the pots 24 c as shown in FIG. 6 A. In this instance, the semiconductor chips 1 are arranged in four rows between the projections 21 c and 21 e as shown in FIG. 7 A.
  • the upper die 21 and the lower die 22 are assembled together, and the upper block 24 a is concurrently brought into contact with the lower block 24 b .
  • the synthetic resin 25 is heated with a heater (not shown), and melted synthetic resin 25 a fills the pots 24 c a shown in FIG. 6 B.
  • the plungers 24 c start the upward motion, and push the melted synthetic resin into the associated culls 24 e .
  • the plungers 24 c are further moved, and exert pressure to the melted synthetic resin 25 a .
  • the melted synthetic resin 25 a flows from the culls 24 e through the runners 24 f , and fills the gate 21 b .
  • the plungers 24 c further exert the pressure to the melted synthetic resin 25 a , and the melted synthetic resin passes through the narrow gap 21 d , and flows into the cavity 23 as shown in FIG. 6 C.
  • the melted synthetic resin 25 a is spread over the entire cavity 23 as shown in FIG. 7 B.
  • the narrow gap 21 d extends over the row of semiconductor chips 1 , and, for this reason, the melted synthetic resin 25 a is smoothly spread over the cavity 23 without the wire weep.
  • the melted synthetic resin reaches the projection 21 e , and flows through the narrow gap 21 f into the dummy cavity 21 g as shown in FIG. 6 D. For this reason, any reverse flow does not occur, and the melted synthetic resin 25 a fills the cavity without voids and the wire weep.
  • the upper die 21 and the upper block 21 / 24 a are separated from the lower die and the lower block 22 / 24 b , and the package panel 13 is taken out form the molding die 20 .
  • the semiconductor chips are concurrently molded into the large piece of synthetic resin 12 without voids and the wire weep.
  • the molding die 20 is available for semiconductor chips different in size from the semiconductor chips 1 in so far as they are arranged on the same panel. This results in reduction of the production cost.
  • the piece of synthetic resin 2 c may be chamfered.
  • the chamfer may be formed as follows. First, shallow grooved are formed along the cutting lines, and, thereafter, the package panel 13 is separated into the dices 15 . A part of the shallow groove is left along the edge of the piece of synthetic resin 2 c as the chamfer.
  • the present invention is never limited to the transfer molding.
  • the present invention is applicable to any kind of molding. If the panel has the side lines slightly longer than the end lines, the gate 21 b may be formed along one of the end lines.
  • Different kinds of semiconductor chips may be arranged on the panel so as to concurrently molded in the large piece of synthetic resin.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Moulds For Moulding Plastics Or The Like (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Injection Moulding Of Plastics Or The Like (AREA)

Abstract

A molding die used for concurrently packaging semiconductor chips in a large piece of synthetic resin has a cavity rectangular in cross section and having two long peripheral lines and two short peripheral lines for accommodating a circuit panel where the semiconductor chips are mounted, melted synthetic resin is supplied through a gate extending along one of the long peripheral lines to the cavity so that the melted synthetic resin smoothly flows over the cavity, and the smooth flow prevents the molded product from voids and a wire weep.

Description

FIELD OF THE INVENTION
This invention relates to a packaging technology and, more particularly, to a process for molding semiconductor chips and a molding die used therein.
DESCRIPTION OF THF RELATED ART
Various kinds of package are used for semiconductor devices. A tape ball grid array package, a plastic ball grid array package, a fine pitch ball grid array package and a chip size package are examples of the known package. A surface-mounting package such as the plastic ball grid array package and the chip size package has a ball grid array directly connected to a circuit board, and is appropriate for miniature electric products.
A typical example of the packaging process is disclosed in Japanese Patent Publication of Unexamined Application No. 9-252065. The prior art packaging process starts with preparation of a printed circuit panel. A conductive pattern was printed on an insulating plate of glass fiber reinforced epoxy resin or polyimide, and the conductive pattern and the insulating plate as a whole constitute the printed circuit panel.
The printed circuit panel is placed on a die. A punch is pressed against the printed circuit panel, and cuts a circuit frame from the printed circuit panel. The punch is spaced from the circuit frame, and a scrap is left on the die. The circuit frame is upwardly pushed back, and returns into the hollow space formed in the scrap. The circuit frame is snugly received in the scrap, and does not drop out from the scrap. However, a suitable temporary fastening means may be formed in the scrap.
Subsequently, the semiconductor chip is bonded to the circuit frame pushed back into the scrap, and the conductive wires electrically connect the bonding pads on the semiconductor chip to the conductive pattern of the circuit frame. After the wire bonding, the semiconductor chip bonded to the circuit frame is placed in a cavity formed in a molding die, and melted synthetic resin is introduced into the cavity. The synthetic resin is solidified, and the semiconductor chip is sealed in the plastic package.
The solder balls are formed on the reverse surface of the circuit frame, and the prior art semiconductor device is completed. Upon completion, the semiconductor device is separated from the scrap. Thus, the semiconductor chip is mounted on the circuit frame temporarily fastened to the scrap, and the semiconductor device is separated from the scrap after the molding. Another prior art process is disclosed in Japanese Patent Publication of Unexamined Application No. 9-36155. According to the prior art packaging technology disclosed in the Japanese Patent Publication of Unexamined Application, plural semiconductor chips are mounted on a printed circuit panel at intervals, and frames are fixed to the printed circuit panel in such a manner as to surround the semiconductor chips respectively. The printed circuit panel is cut into substrates where the semiconductor chips are respectively mounted. The semiconductor chip mounted on the substrate is located inside the frame, and the peripheral area of the substrate is outside the frame. The substrate is clamped between an upper die and a lower die, and the frame, the upper die and the lower die define a cavity in the molding die. A gate is formed at a corner of the cavity or a mid point of an edge defining a part of the cavity. Melted synthetic resin is introduced through the gate and the frame into the cavity, and is solidified. As a result, the semiconductor chip is sealed in the molding material.
Yet another prior art process is disclosed in Japanese Patent Publication of Unexamined Application No. 6-244313. The prior art process disclosed in the Japanese Patent Publication of Unexamined Application is used for an SOJ (Small Outline J-bend) package. According to the prior art technology, scratch lines are formed in a semiconductor wafer, and define semiconductor chips. The semiconductor wafer is bonded to a polyimide tape, and bonding pads on the semiconductor chips are connected through conductive wires to leads on the polyimide tape. The semiconductor chips assembled with the leads are put in a cavity formed in a molding die, and melted synthetic resin is introduced into the cavity. The semiconductor chips are concurrently sealed in a large piece of synthetic resin. Grooves are formed in the large piece of synthetic resin, and are located over the scribe lines. The large piece of synthetic resin is broken into products of a semiconductor device along the grooves.
Each of the prior art processes disclosed in Japanese Patent Publication of Unexamined Application Nos. 9-252065 and 9-36155 have the cutting steps, respectively. The circuit frame is cut from the printed circuit panel by using the punch and the die. When the printed circuit panel is clamped by the die, wide area is consumed, and the clamped area makes the circuit frames widely spaced. For this reason, the manufacturer can not arrange the semiconductor chips on the printed circuit panel at high dense. The other prior art process requires an area occupied by the frames and another area consumed by the punch. Therefore, the manufacturer roughly arranges the semiconductor chips on the panel. The glass fiber reinforced epoxy resin and the polyimide tape are expensive. In fact, the areas occupied by the semiconductor chips are only fifty percent of the total area of the expensive panel. The uneconomical usage of the expensive panel makes the production cost of the semiconductor device high.
On the other hand, a problem is encountered in the prior art process disclosed in Japanese Patent Publication of Unexamined Application No. 6-244313 in the scratch lines on the semiconductor wafer and voids after the molding. It is necessary for the manufacturer to form the scratch lines accurately under the grooves. This means an accurate positioning. If the scratch lines are deviated from the grooves, the semiconductor chips are liable to be damaged in the separation stage. Moreover, the grooves are formed during the molding, and projections are formed in the molding dies. The projections are an obstacle against the melted synthetic resin flowing into the cavity, and the voids are produced in the large piece of synthetic resin due to the non-smooth flow of the melted synthetic resin. The prior art process is used for the SOJ package. It is difficult to use the prior art process for a large-sized package and in a concurrent molding for a large number of semiconductor chips.
Finally, all the prior art processes are used in the packaging for semiconductor chips of a certain size. If the semiconductor chips to be molded are different in size from those usually molded, the manufacturer requires a new molding die. Moreover, the plastic ball grid array package and the chip size package have not been standardized, yet. On the other hand, various integrated circuit devices are to be sealed in those packages. The manufacturer requires different molding dies for those semiconductor integrated circuit devices. The molding dies are expensive, and increase the production cost.
SUMMARY OF THE INVENTION
It is therefore an important object of the present invention to provide a process, which is economical and improves the yield.
It is also an important object of the present invention to provide a molding die, which is used in the process.
Research and development efforts have been made on an economical process by the assignee of the present invention. The economical process had the steps of arranging semiconductor chips on a circuit panel, sealing the semiconductor chips on the circuit panel in a large piece of molding material and cutting the molded product into products of a semiconductor device. However, the assignee noticed that known molding dies were causative of voids and wire weep. The known molding die had a gate opposite to a semiconductor device. When plural gates were formed in a molding die in such a manner as to be opposite to semiconductor chips, respectively, melted synthetic resin tended to flow into the gaps between the semiconductor chips, and did not fill the space over the semiconductor chips. The melted synthetic resin flowing into the gaps was causative of the wire weep and the voids over the semiconductor chips. The present inventor concentrated his efforts on a molding process free from the voids and wire weep and a new structure of a molding die used therein.
To accomplish the object, the present invention proposes to form a gate along a peripheral edge of a cavity.
In accordance with one aspect of the present invention, there is provided a process for producing semiconductor devices comprising the steps of a) preparing a circuit panel having plural conductive patterns formed on an insulating layer and plural semiconductor chips mounted on the circuit panel and electrically connected to the plural conductive patterns, respectively, b) accommodating the semiconductor chips mounted on the circuit panel in a cavity of a molding die having a gate extending along one of peripheral lines defining the cavity, c) supplying melted synthetic resin through the gate into the cavity so as to fill the vacant space of the cavity therewith, d) solidifying the melted synthetic resin so as to seal the semiconductor chips into a large piece of synthetic resin and e) cutting the large piece of synthetic resin in such a manner that the semiconductor chips are sealed in small pieces of synthetic resin, respectively.
In accordance with another aspect of the present invention, there is provided a molding die for packaging semiconductor chips in a piece of synthetic resin, and the molding die comprises a die block defining a cavity having peripheral lines and accommodating the semiconductor chips mounted on a circuit panel and a gate open to the cavity along one of the peripheral lines and connected to a source of melted synthetic resin for supplying the melted synthetic resin into a vacant space of the cavity over the aforesaid one of the peripheral lines.
BRIEF DESCRIPTION OF THE DRAWINGS
The features and advantages of the process and the molding die will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which:
FIG. 1 is a cross sectional view showing the structure of the semiconductor device fabricated through a process according to the present invention;
FIGS. 2A to 2C are plane views showing a process for producing a semiconductor device according to the present invention;
FIG. 3 is a perspective view showing a cutter for separating semiconductor devices from a package panel;
FIG. 4 is a cross sectional view showing the inside of a molding die used in a process according to the present invention;
FIG. 5 is a bottom view showing an upper die forming a part of the molding die;
FIGS. 6A to 6D are cross sectional views showing a molding work forming a part of the process according to the present invention; and
FIGS. 7A and 7B are bottom views showing the inside of the molding die in the molding work.
DESCRIPTION OF THF PREFERRED EMBODIMENT
FIG. 1 illustrates a semiconductor device fabricated through a process embodying the present invention. The semiconductor device largely comprises a semiconductor chip 1, a package 2 and conductive wires 3. Though not shown in FIG. 1, circuit components and wiring lines are incorporated in the semiconductor chip 1, and form an integrated circuit. The integrated circuit is connected to bonding pads 1 a, and only one bonding pad 1 a is shown in figure
The package 2 is broken down into a substrate 2 a, ball bumps 2 b and a piece of synthetic resin 2 c. The synthetic resin is dielectric, and is a kind of thermosetting resin such as, for example, a long gel type thermosetting resin. The substrate 2 a includes an insulating tape 2 d such as, for example, polyimide and a conductive pattern 2 e of copper adhered to the insulating tape 2 d. Though-holes are formed in the insulating tape 2 d, and the conductive pattern 2 e is exposed to the through-holes. The ball bumps 2 b pass through the through-holes, and are connected to the conductive pattern 2 e. The conductive pattern 2 e is connected through the conductive wires 3 to the bonding pads 1 a. The semiconductor chip 1 is fixed to the substrate 2 by means of an adhesive compound layer 4.
The piece of synthetic resin 2 c has a bottom surface 2 f held in contact with the entire exposed surface of the substrate 2 a, a top surface 2 g extending substantially in parallel to the substrate 2 a and side surfaces 2 h. The top surface 2 g is as wide as the substrate 2 a, and, accordingly, the side surfaces 2 h are substantially perpendicular to the insulating tape 2 d. Thus, the piece of synthetic resin 2 c is a rectangular parallelepiped configuration. In this instance, the synthetic resin is a kind of thermosetting resin such as, for example, epoxy. A long-gel type thermosetting resin is desirable.
The piece of synthetic resin of the prior art semiconductor device has a bottom surface wider than the top surface, and the oblique side surfaces consumes a peripheral area around the semiconductor chip. On the other hand, the area occupied by the side surfaces 2 h is approximately equal to zero, and the piece of synthetic resin 2 c is smaller in volume than the piece of synthetic resin used in the prior art semiconductor device. Though not shown in FIG. 1, an alignment mark is formed on the piece of synthetic resin 2 c.
FIGS. 2A to 2C illustrate a process sequence embodying the present invention. The process starts with preparation of a panel 11. The panel 11 is a set of the substrates 2 a. The semiconductor chips 1 are bonded to the panel 11, and form an array as shown in FIG. 2A. The gap between the semiconductor chips 1 is narrower than the gap between the semiconductor chips in the prior art semiconductor device. This is because of the fact that an extremely thin rotating disk blade is used as a cutter. The bonding wires 3 are connected to the conductive pattern 2 e around each of the semiconductor chips 1. For this reason, the semiconductor chips 1 are spaced to the extent permitting a bonding machine to connect the conductive wires 3 to the conductive patterns 2 e and the rotating disk blade to pass between the adjacent conductive patterns 2 e.
If the semiconductor device is a facedown type connecting the semiconductor chip 1 to the conductive pattern 2 e by means of bumps, the manufacturer makes the gap narrower. The manufacturer makes the gap as narrow as possible in so far as the synthetic resin flows into the gap between the adjacent semiconductor chips 1.
Subsequently, the array of semiconductor chips 1 is sealed in a large piece of the synthetic resin 12, together. A transfer molding may be used for sealing the semiconductor chips 1 in the synthetic resin. Although an extremely narrow peripheral area is remain outside the large piece of synthetic resin 12, the array of semiconductor chips 1 are covered with the large piece of synthetic resin 12, and the panel 11, the semiconductor chips 1 and the large piece of synthetic resin 12 as a whole constitute a package panel 13. The large piece of synthetic resin 12 has a flat top surface.
Solder balls are formed on the reverse surface of the package panel 13, and serve as the ball bumps 2 b.
The package panel 13 is placed on a worktable of a dicing machine. The dicing machine is equipped with a rotating disk blade 14 (see FIG. 3), and the package panel 13 are cut into dices 15 along cutting lines indicated by dot-and-dash lines in FIG. 2C. The rotating disk blade 14 is a kind of grinding wheel, and is of the order of 150 microns wide. The rotating disk blade 14 is much narrower than the area consumed by the punch, and scrap is negligible. The dices 15 are individual products of the semiconductor device. Finally, the dices 61 are marked as by step SP4.
While the rotating disk blade 14 is cutting the package panel 13 into the dices 15, cold water is sprayed to the rotating disk blade 14, and flux is washed away from the package panel 13. Thus, the process according to the present invention is simple.
The gap between the semiconductor chips 1 is much narrower than that of the prior art, and, accordingly, the panel is shared between the products of the semiconductor device more than those of the prior art. In fact, although the semiconductor chips are arranged in three rows and eighteen columns on the panel in the prior art, the process according to the present invention allows the manufacturer to arrange the semiconductor chips in five rows and twenty-seven columns on the same panel. The present inventor evaluated the process according to the present invention by using various kinds of semiconductor chips, and confirmed that the semiconductor chips are twice to three times larger in number than those of the prior art. Thus, the process according to the present invention effectively reduces the production cost of the semiconductor device.
Description is hereinbelow made on a molding die used in the process in detail. FIGS. 4 and 5 show a molding die 20 used in the process described hereinbefore. The molding die 20 has an upper die 21 and a lower die, which is separable from the upper die 21. A recess 21 a is formed in the upper die 21, and another recess 22 a is formed in the lower die 22. When the upper die 21 and the lower die 22 are assembled together, the recesses 21 a/22 a form a cavity 23. The semiconductor chips 1 arranged on the panel 13 are accommodated in the cavity 23. The recess 22 a is shallow, and the panel 13 is received in the recess 22 a. On the other hand, the recess 21 a formed in the upper die 21 is deep, and the semiconductor chips 1 are covered with the large piece of synthetic resin 2 c in the deep recess 21 a.
A gate 21 b is further formed in the upper die 21, and a projection 21 c separates the gate 21 b from the recess 21 a. The projection 21 c is elongated along one of the side edges of the cavity 23. The side edges of the cavity 23 are longer than the end edges thereof. The projection 21 c forms a narrow gap 21 d over the panel received in the recess 22 a, and the gate 21 b is connected through the narrow gap 21 d to the cavity 23. The gate 21 b also extends along the side edge of the cavity 23, and the narrow gap 21 d is formed along the side edge.
The upper die 21 further has another projection 21 e, and the another projection 21 e extends in parallel to the projection 21 c along the other of the side edges of the cavity 23. The projection 21 e also forms a narrow gap 21 f over the panel, and separates a dummy cavity 21 g from the cavity 23. The cavity 23 is connected through the narrow gap 21 f to the dummy cavity 21 g, and the dummy cavity 21 g is in parallel to the gate 21 b.
The molding die 20 is connected to the left side of a center block 24. Though not shown in FIG. 4, another molding die is connected to the right side of the center block 24, and the center block 24 supplies melted synthetic resin to both molding dies. The center block 24 has an upper block 24 a and a lower block 24 b, which is separable from the upper block 24 a.
Plural pots 24 c are formed in the lower block 24 b, and are arranged along the gate 21 b. Plungers 24 d are received in the pots 24 c, respectively, and are reciprocally moved in the associated pots 24 c as indicated by arrow AR1. On the other hand, culls 24 e and runners 24 f are formed in the upper block 24 a. When the upper block 24 a and the lower block 24 b are assembled together, the culls 24 e are located over the pots 24 c, respectively, and are connected through the runners 24 f to the gate 21 b. In this instance, the runners 24 f are open to the gate 21 b at constant intervals, and melted synthetic resin are uniformly supplied to the entire space of the gate 21 b.
Pieces of synthetic resin 25 are respectively put in the pots 24 c, and heat is applied to the pieces of synthetic resin 25. When the pieces of synthetic resin 25 are melted, the plungers 24 d are upwardly moved, and push the melted synthetic resin through the culls 24 e, the runners 24 f into the gate 21 b, and are in turn injected from the gate 21 b through the narrow gap 21 d into the cavity 23. The melted synthetic resin is injected through the narrow gap 21 d, which is as long as the side edge of the cavity 23, and uniformly flows through the narrow gap 21 d into the cavity 23. The melted synthetic resin is not concentrated, and flows into the cavity at a low velocity, because the narrow gap 21 d is formed over the side edge of the cavity 23. The melted synthetic resin does not push down the conductive wires 3, and flows into the space over the semiconductor chips 1 as well as the gap therebetween.
The dummy cavity 21 g is effective against the wire weep and the voids. If the dummy cavity is not formed in the molding die 20, part of the melted synthetic resin reaches the inner wall opposite to the gate earlier than the remaining melted synthetic resin, and returns toward the gate. Such a reverse flow is causative of turbulence, and the wire weep and the voids tend to occur. However, the molding die 20 has the dummy cavity 21 g, and the melted synthetic resin enters the dummy cavity 21 g through the narrow gap 21 f. No reverse flow takes place. The melted synthetic resin smoothly flows over the cavity 23. In other words, the dummy cavity 23 enhances the smoothness of the flow. Thus, the narrow gap 21 d along the side edge and the dummy cavity 21 g prevent the package panel 13 from the wire weep and the voids.
The molding work is detailed hereinbelow with reference to FIGS. 6A to 6D. The molding work is corresponding to the step shown in FIG. 2C, and the manufacturer obtains the package panel 13 through the molding work. The upper die and the upper block 21/24 a are separated from the lower die and the lower block 22/24 b. The semiconductor chips 1 mounted on the panel are inserted into the gap between the upper die 21 and the lower die 22, and the panel is received into the recess 22 a. Pieces of synthetic resin 25 or grains of synthetic resin are supplied to the pots 24 c as shown in FIG. 6A. In this instance, the semiconductor chips 1 are arranged in four rows between the projections 21 c and 21 e as shown in FIG. 7A.
The upper die 21 and the lower die 22 are assembled together, and the upper block 24 a is concurrently brought into contact with the lower block 24 b. The synthetic resin 25 is heated with a heater (not shown), and melted synthetic resin 25 a fills the pots 24 c a shown in FIG. 6B.
The plungers 24 c start the upward motion, and push the melted synthetic resin into the associated culls 24 e. The plungers 24 c are further moved, and exert pressure to the melted synthetic resin 25 a. The melted synthetic resin 25 a flows from the culls 24 e through the runners 24 f, and fills the gate 21 b. The plungers 24 c further exert the pressure to the melted synthetic resin 25 a, and the melted synthetic resin passes through the narrow gap 21 d, and flows into the cavity 23 as shown in FIG. 6C. The melted synthetic resin 25 a is spread over the entire cavity 23 as shown in FIG. 7B. The narrow gap 21 d extends over the row of semiconductor chips 1, and, for this reason, the melted synthetic resin 25 a is smoothly spread over the cavity 23 without the wire weep.
The melted synthetic resin reaches the projection 21 e, and flows through the narrow gap 21 f into the dummy cavity 21 g as shown in FIG. 6D. For this reason, any reverse flow does not occur, and the melted synthetic resin 25 a fills the cavity without voids and the wire weep. After the solidification of the synthetic resin, the upper die 21 and the upper block 21/24 a are separated from the lower die and the lower block 22/24 b, and the package panel 13 is taken out form the molding die 20.
As will be understood from the foregoing description, the semiconductor chips are concurrently molded into the large piece of synthetic resin 12 without voids and the wire weep. Moreover, the molding die 20 is available for semiconductor chips different in size from the semiconductor chips 1 in so far as they are arranged on the same panel. This results in reduction of the production cost.
Although particular embodiments of the present invention have been shown and described, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present invention.
For example, a laser beam machining and an electric discharge machining may be used in the cutting step. The piece of synthetic resin 2 c may be chamfered. The chamfer may be formed as follows. First, shallow grooved are formed along the cutting lines, and, thereafter, the package panel 13 is separated into the dices 15. A part of the shallow groove is left along the edge of the piece of synthetic resin 2 c as the chamfer.
The present invention is never limited to the transfer molding. The present invention is applicable to any kind of molding. If the panel has the side lines slightly longer than the end lines, the gate 21 b may be formed along one of the end lines.
Different kinds of semiconductor chips may be arranged on the panel so as to concurrently molded in the large piece of synthetic resin.

Claims (17)

What is claimed is:
1. A molding die for packaging semiconductor chips in a piece of synthetic resin, comprising: a die block defining
a cavity having peripheral lines running substantially parallel to at least one side of said cavity, and accommodating said semiconductor chips mounted on a circuit panel;
a gate open to said cavity along at least a portion of one of said peripheral lines and connected to a source of melted synthetic resin for supplying said melted synthetic resin into a vacant space of said cavity over a single surface of said circuit panel to which said semiconductor chip are mounted, through said one of said peripheral lines; and
a dummy cavity in fluid communication with said cavity to receive a waste portion of said melted synthetic resin that flows out from said cavity, wherein said dummy cavity has a inner wall that inhibits the flow of said waste material out of said dummy cavity.
2. The molding die as set forth in claim 1, in which further said dummy cavity is located on the opposite side and parallel to said gate.
3. The molding die as set forth in claim 1, in which said die block has long inner peripheral lines and short inner peripheral lines, and one of said long inner peripheral lines serves as said one of said peripheral lines for supplying said melted synthetic resin.
4. The molding die as set forth in claim 3, in which said die block further defines said dummy cavity open to said cavity along another of said long inner peripheral lines substantially in parallel to said one of said long peripheral lines for supplying said melted synthetic resin.
5. The molding die as set forth in claim 4, in which said die block has a first partition wall between said gate and said cavity so as to form a first gap between the leading end thereof and said circuit panel, and a second partition wall between said cavity and said dummy cavity so as to form a second gap between the leading end thereof and said circuit panel.
6. The molding die as set forth in claim 4, in which said die block includes;
a first sub-block formed with a first recess forming a part of said cavity, said gate separated from said first recess by means of a first partition wall extending along substantially the entire length of said one of said long inner peripheral lines, and said first partition wall having a height less than a depth of said cavity, and said dummy cavity separated from said first recess by means of a second partition wall extending along substantially the length of said other of said long inner peripheral lines and said second partition wall having a height less than said depth, and
a second die sub-block separable from said first die sub-block and formed with a second recess forming the other part of said cavity, said second recess having a length and a width that is larger than a total length and width of said first recess, said gate and said dummy cavity, and is overlapped with said first recess, said gate and said dummy cavity.
7. The molding die as set forth in claim 6, in which said gate is connected to said source of melted synthetic resin formed in a die block assembled with said first and second die sub-blocks disposed proximate to each other.
8. The molding die as set forth in claim 7, in which said source of melted synthetic resin includes means for pressurizing said melted synthetic resin, and a passage connected between said pressurizing means and said gate.
9. The molding die as set forth in claim 8, in which said means for pressurizing said melted synthetic resin has a plurality of pots, a plurality of plungers movably received in said plurality of pots, respectively, and a plurality of culls located over said plurality of plungers, respectively, and connected to said passage.
10. The molding die as set forth in claim 9, in which said plurality of pots are arranged in a direction substantially parallel to said one of said long inner lines at intervals.
11. The molding die as set forth in claim 8, in which said passage is implemented by a plurality of runners connected in parallel between said means and said gate.
12. The molding die as set forth in claim 11, in which said plurality of runners are open to said gate at intervals in a direction substantially parallel to said one of said long inner lines.
13. The molding die as set forth in claim 8, in which said means for pressurizing said melted synthetic resin has a plurality of pots, a plurality of plungers movably received in said plurality of pots, respectively, and culls located over said plurality of plungers, respectively, and connected to said passage, where said passage is implemented by a plurality of runners connected in parallel between said culls and said gate.
14. The molding die as set forth in claim 13, in which said plurality of runners are open to said gate at intervals in a direction substantially parallel to said one of said long inner lines.
15. The molding die as set forth in claim 14, in which said plurality of runner gate opening intervals are substantially constant along one side of said cavity.
16. The molding die as set forth in claim 15, in which said plurality of pots are arranged in said direction in parallel to said one of said long inner peripheral lines at substantially constant intervals.
17. The molding die as set forth in claim 16, in which said runners form pairs of runners respectively connected to said culls respectively associated with said plurality of pots.
US09/337,609 1998-06-25 1999-06-21 Process for concurrently molding semiconductor chips without void and wire weep and molding die used therein Expired - Lifetime US6200121B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/680,915 US6315540B1 (en) 1998-06-25 2000-10-06 Molding die for concurrently molding semiconductor chips without voids and wire weep

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10-179179 1998-06-25
JP10179179A JP3127889B2 (en) 1998-06-25 1998-06-25 Manufacturing method of semiconductor package and mold for molding the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US09/680,915 Continuation US6315540B1 (en) 1998-06-25 2000-10-06 Molding die for concurrently molding semiconductor chips without voids and wire weep

Publications (1)

Publication Number Publication Date
US6200121B1 true US6200121B1 (en) 2001-03-13

Family

ID=16061328

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/337,609 Expired - Lifetime US6200121B1 (en) 1998-06-25 1999-06-21 Process for concurrently molding semiconductor chips without void and wire weep and molding die used therein
US09/680,915 Expired - Lifetime US6315540B1 (en) 1998-06-25 2000-10-06 Molding die for concurrently molding semiconductor chips without voids and wire weep

Family Applications After (1)

Application Number Title Priority Date Filing Date
US09/680,915 Expired - Lifetime US6315540B1 (en) 1998-06-25 2000-10-06 Molding die for concurrently molding semiconductor chips without voids and wire weep

Country Status (2)

Country Link
US (2) US6200121B1 (en)
JP (1) JP3127889B2 (en)

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6344162B1 (en) * 1998-07-10 2002-02-05 Apic Yamada Corporation Method of manufacturing semiconductor devices and resin molding machine
US6465277B2 (en) * 2000-01-31 2002-10-15 Advanced Semiconductor Engineering, Inc. Molding apparatus and molding method for flexible substrate based package
US6512176B2 (en) * 1999-03-17 2003-01-28 Hitachi, Ltd. Semiconductor device
US6521988B2 (en) * 2000-03-23 2003-02-18 Infineon Technologies Ag Device for packaging electronic components
US20030045030A1 (en) * 2001-08-31 2003-03-06 Hitachi, Ltd. Method of manufacturing a semiconductor device
US20030052419A1 (en) * 2001-09-18 2003-03-20 Hitachi, Ltd. Semiconductor device and method of manufacturing the same
US6544816B1 (en) * 1999-08-20 2003-04-08 Texas Instruments Incorporated Method of encapsulating thin semiconductor chip-scale packages
US20030118680A1 (en) * 2001-12-20 2003-06-26 Chief Lin Jig structure for an integrated circuit package
US20030129272A1 (en) * 2002-01-07 2003-07-10 Chi-Chih Shen Mold for an integrated circuit package
US20030194459A1 (en) * 2002-04-11 2003-10-16 Tan Cheng Why Encapsulating brittle substrates using transfer molding
US6696006B2 (en) * 2000-05-22 2004-02-24 Stmicroelectronics S.A. Mold for flashless injection molding to encapsulate an integrated circuit chip
US6815746B2 (en) 2001-10-18 2004-11-09 Renesas Technology Corp. Semiconductor device and method of manufacturing the same
US6835596B2 (en) 2000-10-02 2004-12-28 Renesas Technology Corp. Method of manufacturing a semiconductor device
US20050017639A1 (en) * 2003-07-24 2005-01-27 Nec Plasma Display Corporation Separation wall transfer mold, separation wall forming method, and plasma display panel formed by using the same
US20060160275A1 (en) * 2003-01-08 2006-07-20 Fico B.V. Device and method for encapsulating with encapsulating material and electronic component fixed on a carrier
KR100698676B1 (en) * 2004-03-12 2007-03-23 토와 가부시기가이샤 Resin Sealing Apparatus and Resin Sealing Method
US20080309015A1 (en) * 2005-11-25 2008-12-18 Dai-Chi Seiko Co., Ltd Resin Sealing Apparatus and Resin Sealing Method
US9129978B1 (en) * 2014-06-24 2015-09-08 Stats Chippac Ltd. Integrated circuit packaging system with void prevention mechanism and method of manufacture thereof
US10971415B2 (en) * 2016-06-15 2021-04-06 Hitachi Power Semiconductor Device, Ltd. Semiconductor device, manufacturing method for semiconductor device, semiconductor module, and power conversion device
US11938660B2 (en) 2019-09-18 2024-03-26 Towa Corporation Mold die, resin molding apparatus, and method for producing resin molded product

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3827497B2 (en) * 1999-11-29 2006-09-27 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
US6656769B2 (en) 2000-05-08 2003-12-02 Micron Technology, Inc. Method and apparatus for distributing mold material in a mold for packaging microelectronic devices
JP3701542B2 (en) * 2000-05-10 2005-09-28 シャープ株式会社 Semiconductor device and manufacturing method thereof
US6856006B2 (en) * 2002-03-28 2005-02-15 Siliconix Taiwan Ltd Encapsulation method and leadframe for leadless semiconductor packages
JP3619773B2 (en) 2000-12-20 2005-02-16 株式会社ルネサステクノロジ Manufacturing method of semiconductor device
JP4658353B2 (en) * 2001-03-01 2011-03-23 ルネサスエレクトロニクス株式会社 Resin mold and resin mold package manufacturing method
JP2004186707A (en) * 2004-03-16 2004-07-02 Renesas Technology Corp Method of manufacturing semiconductor device
US7212699B2 (en) * 2005-03-25 2007-05-01 Hewlett-Packard Development Company, L.P. Fabricating a photonic die
US7762186B2 (en) 2005-04-19 2010-07-27 Asml Netherlands B.V. Imprint lithography
WO2008015895A1 (en) * 2006-08-04 2008-02-07 Towa Corporation Cutting device, and cutting method
US7618249B2 (en) * 2006-09-22 2009-11-17 Asm Technology Singapore Pte Ltd. Memory card molding apparatus and process
JP4872605B2 (en) * 2006-10-31 2012-02-08 株式会社デンソー Manufacturing method of semiconductor device
JP5428903B2 (en) * 2010-02-03 2014-02-26 第一精工株式会社 Resin sealing mold equipment
KR102412611B1 (en) 2015-08-03 2022-06-23 삼성전자주식회사 Printed Circuit Board(PCB), method for fabricating the PCB, and method for fabricating semiconductor package using the PCB
JP2018202794A (en) * 2017-06-08 2018-12-27 株式会社黒岩 Molding method of resin molded product
JP7134930B2 (en) * 2019-08-21 2022-09-12 Ｔｏｗａ株式会社 Mold, resin molding apparatus, and method for manufacturing resin molded product

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02203544A (en) 1989-02-01 1990-08-13 Hitachi Ltd Manufacture of semiconductor device, lead frame to be used therefor and molding device
EP0458577A1 (en) * 1990-05-21 1991-11-27 Nec Corporation Method of manufacturing resin-sealed type semiconductor device
JPH03290217A (en) 1990-03-15 1991-12-19 Fujitsu Miyagi Electron:Kk Mold device for sealing resin
JPH04132234A (en) * 1990-09-25 1992-05-06 Nec Corp Resin molding apparatus for resin molded semiconductor integrated circuit
US5204122A (en) * 1990-10-11 1993-04-20 Dai-Ichi Seiko Co., Ltd. Mold for use in resin encapsulation molding
JPH06244313A (en) 1993-02-18 1994-09-02 Matsushita Electric Ind Co Ltd Semiconductor package and mounting method
JPH07164473A (en) * 1993-12-15 1995-06-27 Sumitomo Bakelite Co Ltd Resin sealing method for semiconductor component, semiconductor sealing device and resin-sealed semiconductor component
US5460502A (en) * 1993-09-15 1995-10-24 Majercak; Michael L. Plunger apparatus used in a resin molding device for encapsulating electronic components
US5461256A (en) * 1992-11-06 1995-10-24 Mitsubishi Denki Kabushiki Kaisha Portable semiconductor device with resin
JPH08139218A (en) * 1994-11-08 1996-05-31 Hitachi Ltd Hybrid integrated circuit device and its manufacture
JPH08241901A (en) * 1995-03-03 1996-09-17 Nitto Denko Corp Method for manufacturing semiconductor package
JPH08264577A (en) * 1995-03-24 1996-10-11 Nitto Denko Corp Manufacture of semiconductor package and die used for it
JPH0936155A (en) 1995-07-18 1997-02-07 Shinko Electric Ind Co Ltd Manufacture of semiconductor device
JPH09181107A (en) * 1997-01-27 1997-07-11 Hitachi Ltd Manufacture of semiconductor device
JPH09252065A (en) 1996-03-15 1997-09-22 Toshiba Corp Semiconductor device, manufacture thereof, and board frame
US5834035A (en) * 1993-04-19 1998-11-10 Towa Corporation Method of and apparatus for molding resin to seal electronic parts
US5886398A (en) * 1997-09-26 1999-03-23 Lsi Logic Corporation Molded laminate package with integral mold gate
US6019588A (en) * 1995-02-09 2000-02-01 Fico B.V. Moulding apparatus with compensation element

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2764111A1 (en) * 1997-06-03 1998-12-04 Sgs Thomson Microelectronics METHOD FOR MANUFACTURING SEMICONDUCTOR PACKAGES INCLUDING AN INTEGRATED CIRCUIT
US6173490B1 (en) * 1997-08-20 2001-01-16 National Semiconductor Corporation Method for forming a panel of packaged integrated circuits
US6033202A (en) * 1998-03-27 2000-03-07 Lucent Technologies Inc. Mold for non - photolithographic fabrication of microstructures
US6245595B1 (en) * 1999-07-22 2001-06-12 National Semiconductor Corporation Techniques for wafer level molding of underfill encapsulant

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02203544A (en) 1989-02-01 1990-08-13 Hitachi Ltd Manufacture of semiconductor device, lead frame to be used therefor and molding device
JPH03290217A (en) 1990-03-15 1991-12-19 Fujitsu Miyagi Electron:Kk Mold device for sealing resin
EP0458577A1 (en) * 1990-05-21 1991-11-27 Nec Corporation Method of manufacturing resin-sealed type semiconductor device
JPH04132234A (en) * 1990-09-25 1992-05-06 Nec Corp Resin molding apparatus for resin molded semiconductor integrated circuit
US5204122A (en) * 1990-10-11 1993-04-20 Dai-Ichi Seiko Co., Ltd. Mold for use in resin encapsulation molding
US5461256A (en) * 1992-11-06 1995-10-24 Mitsubishi Denki Kabushiki Kaisha Portable semiconductor device with resin
JPH06244313A (en) 1993-02-18 1994-09-02 Matsushita Electric Ind Co Ltd Semiconductor package and mounting method
US5834035A (en) * 1993-04-19 1998-11-10 Towa Corporation Method of and apparatus for molding resin to seal electronic parts
US5460502A (en) * 1993-09-15 1995-10-24 Majercak; Michael L. Plunger apparatus used in a resin molding device for encapsulating electronic components
JPH07164473A (en) * 1993-12-15 1995-06-27 Sumitomo Bakelite Co Ltd Resin sealing method for semiconductor component, semiconductor sealing device and resin-sealed semiconductor component
JPH08139218A (en) * 1994-11-08 1996-05-31 Hitachi Ltd Hybrid integrated circuit device and its manufacture
US6019588A (en) * 1995-02-09 2000-02-01 Fico B.V. Moulding apparatus with compensation element
JPH08241901A (en) * 1995-03-03 1996-09-17 Nitto Denko Corp Method for manufacturing semiconductor package
JPH08264577A (en) * 1995-03-24 1996-10-11 Nitto Denko Corp Manufacture of semiconductor package and die used for it
JPH0936155A (en) 1995-07-18 1997-02-07 Shinko Electric Ind Co Ltd Manufacture of semiconductor device
JPH09252065A (en) 1996-03-15 1997-09-22 Toshiba Corp Semiconductor device, manufacture thereof, and board frame
JPH09181107A (en) * 1997-01-27 1997-07-11 Hitachi Ltd Manufacture of semiconductor device
US5886398A (en) * 1997-09-26 1999-03-23 Lsi Logic Corporation Molded laminate package with integral mold gate

Cited By (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6344162B1 (en) * 1998-07-10 2002-02-05 Apic Yamada Corporation Method of manufacturing semiconductor devices and resin molding machine
US6512176B2 (en) * 1999-03-17 2003-01-28 Hitachi, Ltd. Semiconductor device
US6544816B1 (en) * 1999-08-20 2003-04-08 Texas Instruments Incorporated Method of encapsulating thin semiconductor chip-scale packages
US6465277B2 (en) * 2000-01-31 2002-10-15 Advanced Semiconductor Engineering, Inc. Molding apparatus and molding method for flexible substrate based package
US6521988B2 (en) * 2000-03-23 2003-02-18 Infineon Technologies Ag Device for packaging electronic components
US6696006B2 (en) * 2000-05-22 2004-02-24 Stmicroelectronics S.A. Mold for flashless injection molding to encapsulate an integrated circuit chip
US6835596B2 (en) 2000-10-02 2004-12-28 Renesas Technology Corp. Method of manufacturing a semiconductor device
US20030045030A1 (en) * 2001-08-31 2003-03-06 Hitachi, Ltd. Method of manufacturing a semiconductor device
US6767767B2 (en) * 2001-08-31 2004-07-27 Renesas Technology Corp. Method of manufacturing a semiconductor device in which a block molding package utilizes air vents in a substrate
US20030052419A1 (en) * 2001-09-18 2003-03-20 Hitachi, Ltd. Semiconductor device and method of manufacturing the same
US6853089B2 (en) 2001-09-18 2005-02-08 Renesas Technology Corp. Semiconductor device and method of manufacturing the same
US20040197959A1 (en) * 2001-09-18 2004-10-07 Renesas Technology Corp. Semiconductor device and method of manufacturing the same
US6815746B2 (en) 2001-10-18 2004-11-09 Renesas Technology Corp. Semiconductor device and method of manufacturing the same
US20030118680A1 (en) * 2001-12-20 2003-06-26 Chief Lin Jig structure for an integrated circuit package
US20030129272A1 (en) * 2002-01-07 2003-07-10 Chi-Chih Shen Mold for an integrated circuit package
US7114939B2 (en) * 2002-04-11 2006-10-03 Avago Technologies General Ip (Singapore) Pte. Ltd. Encapsulating brittle substrates using transfer molding
US20030194459A1 (en) * 2002-04-11 2003-10-16 Tan Cheng Why Encapsulating brittle substrates using transfer molding
US7608486B2 (en) * 2003-01-08 2009-10-27 Fico B.V. Device and method for encapsulating with encapsulating material and electronic component fixed on a carrier
US20060160275A1 (en) * 2003-01-08 2006-07-20 Fico B.V. Device and method for encapsulating with encapsulating material and electronic component fixed on a carrier
US7217376B2 (en) * 2003-07-24 2007-05-15 Pioneer Corporation Separation wall transfer mold, separation wall forming method, and plasma display panel formed by using the same
US20070134363A1 (en) * 2003-07-24 2007-06-14 Pioneer Corporation Separation wall transfer mold, separation wall forming method, and plasma display panel formed by using the same
US20050017639A1 (en) * 2003-07-24 2005-01-27 Nec Plasma Display Corporation Separation wall transfer mold, separation wall forming method, and plasma display panel formed by using the same
KR100698676B1 (en) * 2004-03-12 2007-03-23 토와 가부시기가이샤 Resin Sealing Apparatus and Resin Sealing Method
US20080309015A1 (en) * 2005-11-25 2008-12-18 Dai-Chi Seiko Co., Ltd Resin Sealing Apparatus and Resin Sealing Method
US8029720B2 (en) 2005-11-25 2011-10-04 Dai-Ichi Seiko Co., Ltd. Resin sealing apparatus and resin sealing method
US9129978B1 (en) * 2014-06-24 2015-09-08 Stats Chippac Ltd. Integrated circuit packaging system with void prevention mechanism and method of manufacture thereof
US10971415B2 (en) * 2016-06-15 2021-04-06 Hitachi Power Semiconductor Device, Ltd. Semiconductor device, manufacturing method for semiconductor device, semiconductor module, and power conversion device
US11938660B2 (en) 2019-09-18 2024-03-26 Towa Corporation Mold die, resin molding apparatus, and method for producing resin molded product

Also Published As

Publication number Publication date
US6315540B1 (en) 2001-11-13
JP3127889B2 (en) 2001-01-29
JP2000012578A (en) 2000-01-14

Similar Documents

Publication Publication Date Title
US6200121B1 (en) Process for concurrently molding semiconductor chips without void and wire weep and molding die used therein
US6927096B2 (en) Method of manufacturing a semiconductor device
US6902955B2 (en) Method of manufacturing a semiconductor device having a flexible wiring substrate
US20060170081A1 (en) Method and apparatus for packaging an electronic chip
US6110755A (en) Method for manufacturing semiconductor device
US20050022378A1 (en) Apparatus used to package multimedia card by transfer molding
CN100568498C (en) Semiconductor device and manufacture method thereof
EP2015359A2 (en) Process for manufacturing a semiconductor package and circuit board aggregation
JP3194917B2 (en) Resin sealing method
KR19990063463A (en) Manufacturing Method of Semiconductor Device
US6180435B1 (en) Semiconductor device with economical compact package and process for fabricating semiconductor device
US20020039811A1 (en) A method of manufacturing a semiconductor device
KR100348955B1 (en) A method for manufacturing a semiconductor device
KR100214552B1 (en) Carrier frame and substrate and method for manufacture ball grid array and the use
US6368893B1 (en) Method of fabricating semiconductor device
EP1003213B1 (en) Method of fabricating resin-sealed semiconductor devices
JP3708871B2 (en) Semiconductor package assembly
EP1154478A2 (en) Sheet-like board member, lead frame, and manufacture of a semiconductor device
JP3710942B2 (en) Manufacturing method of semiconductor device
JPH10135258A (en) Multiple connected wiring board and manufacture of semiconductor device using the same
JPH07106349A (en) Manufacture of resin-molded semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TSURUTA, HISAYUKI;REEL/FRAME:010056/0904

Effective date: 19990610

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013774/0295

Effective date: 20021101

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025185/0906

Effective date: 20100401

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001

Effective date: 20150806