US6180435B1 - Semiconductor device with economical compact package and process for fabricating semiconductor device - Google Patents

Semiconductor device with economical compact package and process for fabricating semiconductor device Download PDF

Info

Publication number
US6180435B1
US6180435B1 US09/338,087 US33808799A US6180435B1 US 6180435 B1 US6180435 B1 US 6180435B1 US 33808799 A US33808799 A US 33808799A US 6180435 B1 US6180435 B1 US 6180435B1
Authority
US
United States
Prior art keywords
semiconductor chips
set forth
panel
adhesive sheet
package panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US09/338,087
Inventor
Hiroshi Ise
Toshiaki Shironouchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ISE, HIROSHI, SHIRONOUCHI, TOSHIAKI
Application granted granted Critical
Publication of US6180435B1 publication Critical patent/US6180435B1/en
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: NEC ELECTRONICS CORPORATION
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF ADDRESS Assignors: RENESAS ELECTRONICS CORPORATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Definitions

  • This invention relates to assembling technologies for a semiconductor device and, more particularly, to a semiconductor device with an economical compact package and a process for assembling a semiconductor device.
  • a tape ball grid array packages, a plastic ball grid array package, a fine pitch ball grid array package and a chip size package are examples of known packages.
  • a surface-mounting package such as the plastic ball grid array package and the chip size package has a ball grid array directly connected to a circuit board, and is appropriate for miniature electric products.
  • FIGS. 1A to 1 E A typical example of the prior art process for the surface-mounting package is illustrated in FIGS. 1A to 1 E.
  • the insulating plate 1 is a sheet of glass fiber reinforced epoxy resin, which is called as “glass-epoxy substrate”, or is a polyimide tape. Though not shown in the FIG. 1A, a conductive pattern of copper is repeatedly formed in small regions on the major surface of the insulating plate 1 , and the small regions are arranged in matrix. Plural semiconductor chips 2 are bonded to the small regions of the insulating plate 1 , and the conductive pattern in a each small region is electrically connected through conductive wires to bonding pads of the associated semiconductor chip 2 .
  • the semiconductor chips 2 arranged on the insulating plate 1 are placed in a molding die (not shown), and synthetic resin is introduced into the cavities of the molding die.
  • the semiconductor chips 2 are scaled with pieces of the synthetic resin, respectively, and the pieces of synthetic resin serve as the plastic packages 4 .
  • the insulating plate 1 is taken out from the molding die, and is to be cut into the prior art semiconductor devices 5 along dot-and-dash lines shown in FIG. 1B as will be described hereinlater.
  • the cutting lines define square substrates 1 a , and the square substrate 1 a is wider than the plastic package 4 . In other words, a margin 1 b is given to the square substrate 1 a.
  • the insulating plate 1 is conveyed to a cutting machine.
  • the cutting machine has a die unit 12 , and an upper die 12 a and a lower die 12 b form in combination the die unit 12 (see FIG. 1 C).
  • the upper die 12 a has a punch 12 c
  • the punch 12 c is slidable along holes formed in a guide member 12 d .
  • the holes are separated from one another by means of pads 12 e so as to locate the punch 12 c along the dot-and-dash lines.
  • the lower die 12 b has a die portion 12 f connected by means of pads 12 f . Holes are also formed in the die portions 12 f , and are respectively aligned with the holes formed in the guide members 12 d .
  • the upper die 12 a is spaced from the lower die 12 b , and the insulating plate 1 is inserted into the gap between the upper die 12 a and the lower die 12 b as shown in FIG. 1 C.
  • the upper die 12 a is downwardly moved, and the insulating plate 1 is pinched between the guide member 12 d and the die portion 12 f as shown in FIG. 1 D.
  • the punch 12 c is pressed against the insulating plate 1 , and cuts the insulating plate 1 into the square substrates 1 a as shown in FIG. 1 E.
  • the insulating plate 1 is formed of the glass fiber reinforced epoxy resin or polyimide. In order to cut the insulating plate into the square substrates 1 a , it is necessary to pinch the insulating plate 1 between the guide members 12 d and the die portions 12 f , and the area to be pinched is wider than the cross section of the punch 12 c . The difference is left on the square substrate 1 a as the margin 1 b.
  • the pressure applied to the punch 12 c is dependent on the tensile strength of the insulating plate 1 .
  • the smallest package is cut by using the punch 12 c as narrow as 0.2 millimeter.
  • such a thin punch 12 c is liable to buckle in the punching due to the large pressure to be required for the glass fiber reinforced epoxy resin or the polyimide tape.
  • the manufacturer uses a wide punch 12 c without increasing the area to be pinched, the plastic packages 4 tend to be damaged due to the pitching. Therefore, a fairly thick punch 12 c and a wide area to be pinched are necessary for the prior art process, and the wide margin 1 b is left on the square substrate 1 a .
  • the wide margin 1 b makes the prior art semiconductor device large, and this is the first problem inherent in the prior art semiconductor device.
  • the second problem is the production cost.
  • the glass fiber reinforced epoxy resin and the polyimide tape are expensive.
  • the wide margin 1 b is indispensable, and the glass fiber reinforced epoxy resin or the polyimide tape for the margin 1 b is wasteful.
  • the manufacturer merely puts a small number of semiconductor chips 2 on a single sheet of the glass fiber reinforced epoxy resin or a single polyimide tape. This results in high production cost.
  • FIG. 2 illustrates the prior art semiconductor device disclosed in the Japanese Patent Publication of Unexamined Application.
  • the prior art semiconductor device comprises an insulating frame 21 , a semiconductor chip 22 , ball bumps 23 and a plastic package 24 .
  • a piece of glass fiber reinforced epoxy resin or a piece of polyimide tape is available for the insulating frame 21 .
  • the piece of polyimide tape is used as the insulating frame, it is cut from a long polyimide tape.
  • Via holes 21 a are formed in the insulating frame 21 , and a conductive pattern 21 b is formed on a major surface and a reverse surface of the insulating frame 21 .
  • the conductive pattern 21 b is formed of copper.
  • the conductive pattern 21 b on the major surface is electrically connected to the conductive pattern 21 b on the reverse surface through the via holes 21 a .
  • the conductive pattern 21 b on the major surface is partially covered with an insulating layer 25 , and is exposed to holes 25 a formed in the insulating layer 25 .
  • the semiconductor chip 22 is bonded to the insulating layer 25 by means of adhesive compound 26 , and bonding pads 22 a of the semiconductor chip 22 are connected through conductive wires 27 to the conductive pattern 21 b exposed to the holes 25 a , respectively.
  • the conductive pattern 21 b on the reverse surface is also partially converted with an insulating layer 28 , and is exposed to holes formed in the insulating layer 28 .
  • the ball bumps 23 are bonded to the conductive pattern 21 b exposed to the insulating layer 28 .
  • the semiconductor chip 22 , the bonding wires 27 and a central area of the insulating layer 25 are scaled
  • the Japanese Patent Publication of Unexamined Application admits that the edges 24 a of the plastic package 24 may be retracted from the side surfaces 21 c of the insulating frame 21 by 0.1 millimeter or less, the Japanese Patent Publication of Unexamined Application asserts that the edges 24 a are substantially aligned with the side surfaces 21 c.
  • FIGS. 3A-3F A prior art process for fabricating the semiconductor device is described with reference to FIGS. 3A-3F.
  • a printed circuit panel 31 is prepared as shown in FIG. 3 A.
  • the conductive pattern 21 b has been repeatedly printed on an insulating plate 31 a of glass fiber reinforced epoxy resin or polyimide, and the conductive pattern 21 b (not shown in FIGS. 3A-3F) as a whole constitute the printed circuit panel 31 .
  • the circuit frame 21 a / 21 b is a part of the insulating plate 31 a.
  • the printed circuit panel 31 is placed on a die 32 .
  • a punch 33 is pressed against the printed circuit panel 31 , and cuts the circuit frame 21 a / 21 b from the printed circuit panel 31 as shown in FIG. 3B.
  • a scrap 31 b is left on the die 32 , and the punch 33 is spaced from the circuit frame 21 a / 21 b.
  • the semiconductor chip 22 is bonded to the circuit frame 21 a / 21 b pushed back into the scrap 31 b , and the conductive wires 27 electrically connect the bonding pads 22 a to the conductive pattern.
  • the semiconductor chip 22 bonded to the circuit frame 21 a / 21 b is placed in a cavity 35 formed in a molding die 36 (see FIG. 4 ), and molten resin is introduced into the cavity 35 .
  • the semiconductor chip 22 is sealed in the plastic package 24 , and the resultant structure is taken out from the molding die as shown in FIG. 3 E.
  • the solder balls 23 are formed on the reverse surface of the circuit frame 21 a / 21 b (see FIG. 3 F), and the semiconductor device shown in FIG. 2 is completed. Upon completion, the semiconductor device is separated from the scrap 31 b.
  • the semiconductor chip 22 is mounted on the circuit frame 21 a / 21 b temporarily fastened to the scrap 31 b , and, thereafter, the resultant semiconductor device is separated from the scrap 31 b .
  • the punch 33 has the bottom surface as wide as the circuit frame 21 a / 21 b , and never buckles. Any margin is theoretically required for the molding work, and the molding die 36 makes the plastic package 24 aligned with the side surfaces 21 c of the circuit frame 21 a / 21 b . This results in that the prior art semiconductor device becomes compact. However, the scrap 31 b is still left on the die 32 . This means that the manufacturer cannot sufficiently reduce the production cost of the prior art semiconductor device through the process disclosed in the Japanese Patent Publication of Unexamined Application.
  • the semiconductor chip 22 is scaled in the plastic package 24 through the molding, and the configuration of the cavity 35 is transferred to the plastic package 24 .
  • the cavity 35 is defined by the inner wall of the die 36 ).
  • the inner wall is oblique so that an operator easily takes out the semiconductor device from the molding die 36 .
  • the oblique side surfaces of the plastic package 24 cause the bottom surface to occupy the circuit frame 21 a / 21 b wider than the top area of the plastic package 24 .
  • the tapered plastic package 24 is wasteful, and makes the prior art semiconductor device still large.
  • FIG. 5 illustrates the prior art semiconductor device disclosed in Japanese Patent Publication of Unexamined Application No. 6-244313.
  • Scratch lines 41 are formed in a semiconductor wafer 42 , and define semiconductor chips 42 a .
  • the semiconductor chip 42 a is bonded to a polyimide tape 43 , and bonding pads (not shown) on the semiconductor chip 42 a are connected through conductive wires (not shown) to leads 44 .
  • the semiconductor chip 42 a is sealed in a piece of synthetic resin through a molding, and the piece of synthetic resin is formed into a plastic package 45 .
  • the boundaries between the plastic packages 45 are constricted over the scribe lines 41 , and the semiconductor devices are separated along the constricted portions.
  • Japanese Patent Publication of Unexamined Application No. 6-244313 is silent to how the polyimide tapes 43 are separated, and it is unclear that any scrap occurs.
  • the Japanese Patent Publication clearly says that the semiconductor chips 42 a are sealed in the synthetic resin through the molding. Therefore, the configuration of the cavity is transferred to the plastic package 45 , and has tapered side surfaces. For this reason, the same problem is encountered in the prior art semiconductor device disclosed in the Japanese Patent Publication of Unexamined Application.
  • the present invention proposes to cut a package panel into semiconductor devices after scaling semiconductor chips into a piece of synthetic resin.
  • a semiconductor device comprising a substrate including an insulating layer and a conductive pattern formed on the insulating layer, a semiconductor chip mounted on the substrate and electrically connected to the conductive pattern and a piece of insulating material covering the semiconductor chip and having side surfaces substantially perpendicular to the substrate.
  • a process for fabricating a semiconductor device comprising the steps of a) arranging semiconductor chips on a panel, b) covering the semiconductor chips with a piece of synthetic resin so as to produce a package panel and c) separating the package panel into semiconductor devices.
  • FIGS. 1A to 1 E are views showing the process for fabricating the prior art semiconductor device
  • FIG. 2 is a cross sectional view showing the prior art semiconductor device disclosed in Japanese Patent Publication of Unexamined Application No. 9-252065;
  • FIGS. 3A to 3 F are views showing the process for fabricating the prior art semiconductor device
  • FIG. 4 is a cross sectional view showing the molding die used in the prior art process
  • FIG. 5 is a cross sectional view showing the prior art semiconductor device disclosed in Japanese Patent Publication of Unexamined Application No. 6-244313;
  • FIG. 6 is a cross sectional view showing the structure of a semiconductor device according to the present invention.
  • FIGS. 7A to 7 C are plane views showing a process for fabricating the semiconductor device according to the present invention.
  • FIG. 8 is a flow chart showing steps after a molding
  • FIG. 9 is a perspective view showing a dicing step.
  • FIGS. 10A to 10 I are schematic views showing the steps between formation of ball bumps and a marking step.
  • FIG. 6 illustrates a semiconductor device embodying the present invention, and the semiconductor device largely comprises a semiconductor chip 50 , a package 51 and conductive wires 52 . Though not shown in FIG. 6, circuit components and wiring are incorporated in the semiconductor chip 50 , and form an integrated circuit. The integrated circuit is connected to bonding pads 50 a , and only one bonding pad 50 a is shown in FIG. 6 .
  • the package 51 is broken down into a substrate 53 , ball bumps 54 and a piece of synthetic resin 55 .
  • the synthetic resin is dielectric.
  • the substrate 53 includes an insulating tape 53 a such as, for example, polyimide and a conductive pattern 53 b of copper adhered to the insulating tape 53 a . Though-holes are formed in the insulating tape 53 a , and the conductive pattern 53 b is exposed to the reverse surface of the insulating tape 53 a .
  • the ball bumps 54 pass through the through-holes, and are connected to the conductive pattern 53 b .
  • the conductive pattern 53 b is connected through the conductive wires 52 to the bonding pads 50 a .
  • the semiconductor chip 50 is fixed to the substrate 53 by means of an adhesive compound layer 56 .
  • the piece of synthetic resin 55 has a bottom surface 55 a held in contact with the entire exposed surface of the substrate 53 , a top surface 55 b extending substantially in parallel to the substrate 53 and side surfaces 55 c .
  • the top surface 55 b is as wide as the substrate 53 , and, accordingly, the side surfaces 55 c are substantially perpendicular to the insulating tape 53 a .
  • the piece of synthetic resin 55 is a rectangular parallelepiped configuration.
  • the area occupied by the side surfaces 55 c is approximately equal to zero, and the piece of synthetic resin 55 is smaller in volume than the piece of synthetic resin used in the prior art semiconductor device.
  • an alignment mark is formed on the piece of synthetic resin 55 .
  • the semiconductor device is fabricated as follows. FIGS.
  • FIG. 7A to 7 C show a process for fabricating the semiconductor device.
  • the process starts with preparation of a panel 57 .
  • the panel 57 is a set of substrates 53 .
  • the conductive pattern 53 b is repeatedly formed on a long insulating tape.
  • the semiconductor chips 50 are bonded to the panel 57 like an array as shown in FIG. 7 A.
  • the gap between the semiconductor chips 50 is narrower than the gap between the semiconductor chips 12 shown in FIG. 1 B. This is because of the fact that an extremely thin rotating disk blade is used for separation after a molding.
  • the bonding wires 52 are connected to the conductive pattern 53 b around each of the semiconductor chips 50 . For this reason, the semiconductor chips 50 are spaced to the extent permitting a bonding machine to connect the conductive wires 52 to the conductive patterns 53 b and the rotating disk blade to pass between the adjacent conductive patterns 53 b.
  • the manufacturer makes the gap narrower.
  • the manufacturer makes the gap as narrow as possible in so far as the synthetic resin flows into the gap between the semiconductor chips 50 .
  • a transfer molding may be used for sealing the semiconductor chips 50 in the synthetic resin.
  • a molding die is prepared, and the resultant structure shown in FIG. 7A is put into a cavity of the die. Melted synthetic resin is introduced into the cavity, and is cooled. As a result, the semiconductor chips 50 on the panel 57 are covered with a large piece 58 of the synthetic resin as shown in FIG. 7 B.
  • the panel, the semiconductor chips 50 and the large piece 58 of synthetic resin as a whole constitute a package panel 59 .
  • step SP 1 ball bumps 54 are formed on the reverse surface of the package panel 59 as by step SP 1 .
  • Pieces of solder are provided on the reverse surface of the package panel 59 , and are formed into ball bumps 54 through a reflow as by step SP 1 .
  • the package panel 59 is placed on a worktable of a dicing machine as by step SP 2 .
  • the manufacturer cuts the package panel 59 (see FIG. 9) into dices 61 along cutting lines indicated by dot-and-dash lines (see FIG. 7 C), arranges the dices 61 , and washes away flux from the dies 61 as by step SP 3 .
  • each of the dices 61 serves as the semiconductor device. Finally, the dices 61 are marked as by step SP 4 .
  • the rotating disk blade 60 is a kind of grinding wheel, and is of the order of 150 microns wide. Thus, the rotating disk blade 60 is much narrower than the area pinched between the upper die 12 a and the lower die 12 b . For this reason, scrap is negligible. This results in reduction of the production cost.
  • the step SP 3 is described in detail with reference to FIGS. 10A to 10 I.
  • the package panel 59 is, by way of example, caught by a vacuum pincette or other clamping means, and is conveyed to a work table 62 .
  • the package panel 59 is placed on the worktable 62 , and a frame carrier 63 is provided on the worktable 62 as shown in FIG. 10 A.
  • An adhesive sheet 64 peels from a backing strip 65 , and the worktable 62 is upwardly moved as indicated by arrow AR 10 .
  • the adhesive sheet 64 is brought into contact with the frame carrier 63 , and a roller 66 presses the adhesive sheet 64 to the frame carrier 63 as shown in FIG. 10 B.
  • the adhesive sheet 64 has a layer of adhesive compound. When ultra-violet light is radiated onto the adhesive compound, it loses the adhesion. The adhesion before the radiation with the ultra violet light is equal to or greater than 100-200 grams/25 mm. However, the adhesion is reduced to 10-40 grams/25 mm through the radiation with the ultra violet light UV.
  • the worktable 62 is moved in a direction indicated by arrow AR 11 , and the package panel 59 is adhered to the adhesive sheet 64 as shown in FIGS. 10C and 10D.
  • the frame carriers 63 lift the adhesive sheet 64 together with the package panel 59 as shown in FIG. 10E, and turn the adhesive sheet 64 and, accordingly, the package panel 59 as shown in FIG. 10 F.
  • the package panels 59 adhered to the adhesive sheet 64 are stored in a cassette case (not shown).
  • the package panel 59 is taken out from the cassette case by means of a suitable chuck (not shown), and is moved to a positioning stage (not shown).
  • the package panel 59 is moved to the dicing machine together with the frame carriers 63 and the adhesive sheet 64 .
  • An operator has instructed the distances between the alignment marks and the cutting lines (see FIG. 7 C), and the dicing machine can move the rotating disk blade 60 along the cutting lines.
  • the dicing machine is equipped with a camera for an image recognition.
  • the camera has an automatic focusing mechanism, and the focus depth is equal to or greater than 1 millimeter. The focus depth is desirable, because the package panel 59 is sometimes warped.
  • the dicing machine recognizes the alignment marks on the package panel 59 through the camera, and determines the cutting lines on the package panel 59 .
  • the positioning stage is movable in a direction normal to the paper where FIGS. 10E to 10 I are illustrated.
  • the dicing machine moves the rotating disk blade 60 , and aligns the rotating disk blade 60 with one of the cutting lines.
  • the rotating disk blade 60 is downwardly moved as indicated by arrow AR 12 , and is further moved as indicated by arrow AR 13 as shown in FIG. 10 G.
  • the rotating disk blade 60 is brought into contact with the package panel 59 , and the package panel 59 is cut along one of the cutting lines. While the dicing machine cuts the package panel 59 with the rotating disk blade 60 , cold water is injected to the rotating disk blade 60 , and washes away the flux.
  • the dicing machine repeats the alignment between the rotating disk blade 60 and the other cutting lines, and the package panel 59 is separated into the dices 61 .
  • the dices 61 are dried, and the adhesive sheet 64 is radiated with ultra-violet light UV as shown in FIG. 10 H.
  • the adhesive layer 64 is cured, and loses the adhesion.
  • the adhesive sheet 64 is moved to a pickup stage, and a sponge pad (not shown) attracts the adhesive sheet 64 as indicated by arrow AR 14 .
  • the dice 61 peels from the adhesive sheet 64 , and is conveyed to a tray (not shown) as shown in FIG. 10 I.
  • the rotating disk blade 60 consumes narrow areas each as narrow as the width of the rotating disk blade 60 .
  • the manufacturer can arrange a large number of semiconductor chips 50 on the elongated panel 57 .
  • the expensive panel 57 is shared between the semiconductor chips 50 , and the production cost is reduced.
  • a manufacturer arranges semiconductor chips in 3 ⁇ 18 matrix on a panel.
  • the matrix has 5 rows and 57 columns, and the production cost is surely reduced.
  • the rotating disk blade 60 separates the package panel 59 into the dices 61 through the grinding, and prohibits the large piece 58 of synthetic resin equal to or greater than 0.3 millimeter thick from pitching.
  • the adhesive sheet 64 is equal to or greater in adhesion than 200 grams/25 mm, and keeps the package panel 59 stable during the separation with the rotating disk blade 60 . The stability of the package panel 59 prevents the large piece of synthetic resin 58 from the pitching.
  • the adhesive sheet 64 protects the dies 61 from contamination due to the particles produced by the rotating disk blade 60 , because there is not any gap between the large piece of synthetic resin 58 and the adhesive sheet 64 .
  • the large adhesion before the radiation with the ultra violet light UV prohibits the dices 61 from undesirable separation from the adhesive sheet 64 .
  • the adhesive sheet 64 loses the adhesion through the radiation with the ultra violet light UV. For this reason, the dices 61 are easily separated from the adhesive sheet 64 .
  • the auto focusing mechanism has the focus depth equal to or greater than 1 millimeter. This feature is desirable, because the dicing machine accurately aligns the rotating disk blade 60 with the cutting lines regardless of the warp due to the shrinkage of the piece of synthetic resin.
  • Plural semiconductor chips 50 are concurrently sealed in the large piece of synthetic resin. As a result, the molding step becomes simple. Even if the semiconductor chips 50 are different in size from the semiconductor chips usually molded by using the die, the manufacturer does not change the die in so far as the semiconductor chips 50 are arranged on the same panel. In other words, the die is available for the semiconductor chips different in size. This results in reduction in production cost.
  • the flux may be washed away between the dicing and radiation with the ultra violet light.
  • the frame carriers 63 is moved to a cleaning stage together with the dices 61 still adhered to the adhesive sheet 64 . After the cleaning, the cleaning stage is rotated for wiping and drying.
  • a laser beam machine and an electrical discharge machine are available for the dicing.
  • the polyimide tape may be replaced with a sheet of glass fiber reinforced epoxy resin.
  • the sealing step is not limited to the transfer molding.
  • the adhesive sheet sensitive to the ultra violet light is not the essential feature of the present invention. Any kind of adhesive sheet is available.
  • the package panel 59 may be cut on a jig without the adhesive sheet.
  • the piece 55 of synthetic resin may be chamfered.
  • shallow grooves are formed on the large piece 58 of synthetic resin along the cutting lines before the dicing.
  • the shallow grooves make the edge lines of the piece 55 of synthetic resin round.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

Semiconductor chips are arranged on a panel in matrix, scaled in a piece of synthetic resin through a transfer molding, and the resultant structure is separated into dices through a cutting operation so that small semiconductor devices are economically produced.

Description

FIELD OF THE INVENTION
This invention relates to assembling technologies for a semiconductor device and, more particularly, to a semiconductor device with an economical compact package and a process for assembling a semiconductor device.
DESCRIPTION OF THE RELATED ART
Various kinds of package are used for semiconductor devices. A tape ball grid array packages, a plastic ball grid array package, a fine pitch ball grid array package and a chip size package are examples of known packages. A surface-mounting package such as the plastic ball grid array package and the chip size package has a ball grid array directly connected to a circuit board, and is appropriate for miniature electric products.
A typical example of the prior art process for the surface-mounting package is illustrated in FIGS. 1A to 1E. First, an insulating plate 1 is prepared.
The insulating plate 1 is a sheet of glass fiber reinforced epoxy resin, which is called as “glass-epoxy substrate”, or is a polyimide tape. Though not shown in the FIG. 1A, a conductive pattern of copper is repeatedly formed in small regions on the major surface of the insulating plate 1, and the small regions are arranged in matrix. Plural semiconductor chips 2 are bonded to the small regions of the insulating plate 1, and the conductive pattern in a each small region is electrically connected through conductive wires to bonding pads of the associated semiconductor chip 2.
The semiconductor chips 2 arranged on the insulating plate 1 are placed in a molding die (not shown), and synthetic resin is introduced into the cavities of the molding die. The semiconductor chips 2 are scaled with pieces of the synthetic resin, respectively, and the pieces of synthetic resin serve as the plastic packages 4. The insulating plate 1 is taken out from the molding die, and is to be cut into the prior art semiconductor devices 5 along dot-and-dash lines shown in FIG. 1B as will be described hereinlater. The cutting lines define square substrates 1 a, and the square substrate 1 a is wider than the plastic package 4. In other words, a margin 1 b is given to the square substrate 1 a.
The insulating plate 1 is conveyed to a cutting machine. The cutting machine has a die unit 12, and an upper die 12 a and a lower die 12 b form in combination the die unit 12 (see FIG. 1C). The upper die 12 a has a punch 12 c, and the punch 12 c is slidable along holes formed in a guide member 12 d. The holes are separated from one another by means of pads 12 e so as to locate the punch 12 c along the dot-and-dash lines. On the other hand, the lower die 12 b has a die portion 12 f connected by means of pads 12 f. Holes are also formed in the die portions 12 f, and are respectively aligned with the holes formed in the guide members 12 d. The upper die 12 a is spaced from the lower die 12 b, and the insulating plate 1 is inserted into the gap between the upper die 12 a and the lower die 12 b as shown in FIG. 1C.
The upper die 12 a is downwardly moved, and the insulating plate 1 is pinched between the guide member 12 d and the die portion 12 f as shown in FIG. 1D. The punch 12 c is pressed against the insulating plate 1, and cuts the insulating plate 1 into the square substrates 1 a as shown in FIG. 1E.
As described hereinbefore, the insulating plate 1 is formed of the glass fiber reinforced epoxy resin or polyimide. In order to cut the insulating plate into the square substrates 1 a, it is necessary to pinch the insulating plate 1 between the guide members 12 d and the die portions 12 f, and the area to be pinched is wider than the cross section of the punch 12 c. The difference is left on the square substrate 1 a as the margin 1 b.
The pressure applied to the punch 12 c is dependent on the tensile strength of the insulating plate 1. On the other hand, the smallest package is cut by using the punch 12 c as narrow as 0.2 millimeter. However, such a thin punch 12 c is liable to buckle in the punching due to the large pressure to be required for the glass fiber reinforced epoxy resin or the polyimide tape. If the manufacturer uses a wide punch 12 c without increasing the area to be pinched, the plastic packages 4 tend to be damaged due to the pitching. Therefore, a fairly thick punch 12 c and a wide area to be pinched are necessary for the prior art process, and the wide margin 1 b is left on the square substrate 1 a. The wide margin 1 b makes the prior art semiconductor device large, and this is the first problem inherent in the prior art semiconductor device.
The second problem is the production cost. The glass fiber reinforced epoxy resin and the polyimide tape are expensive. As described hereinbefore, the wide margin 1 b is indispensable, and the glass fiber reinforced epoxy resin or the polyimide tape for the margin 1 b is wasteful. In other words, the manufacturer merely puts a small number of semiconductor chips 2 on a single sheet of the glass fiber reinforced epoxy resin or a single polyimide tape. This results in high production cost.
A solution is disclosed in Japanese Patent Publication of Unexamined Application No. 9-252065. FIG. 2 illustrates the prior art semiconductor device disclosed in the Japanese Patent Publication of Unexamined Application. The prior art semiconductor device comprises an insulating frame 21, a semiconductor chip 22, ball bumps 23 and a plastic package 24. A piece of glass fiber reinforced epoxy resin or a piece of polyimide tape is available for the insulating frame 21. When the piece of polyimide tape is used as the insulating frame, it is cut from a long polyimide tape. Via holes 21 a are formed in the insulating frame 21, and a conductive pattern 21 b is formed on a major surface and a reverse surface of the insulating frame 21. The conductive pattern 21 b is formed of copper. The conductive pattern 21 b on the major surface is electrically connected to the conductive pattern 21 b on the reverse surface through the via holes 21 a. The conductive pattern 21 b on the major surface is partially covered with an insulating layer 25, and is exposed to holes 25 a formed in the insulating layer 25. The semiconductor chip 22 is bonded to the insulating layer 25 by means of adhesive compound 26, and bonding pads 22 a of the semiconductor chip 22 are connected through conductive wires 27 to the conductive pattern 21 b exposed to the holes 25 a, respectively. The conductive pattern 21 b on the reverse surface is also partially converted with an insulating layer 28, and is exposed to holes formed in the insulating layer 28. The ball bumps 23 are bonded to the conductive pattern 21 b exposed to the insulating layer 28. The semiconductor chip 22, the bonding wires 27 and a central area of the insulating layer 25 are scaled in the plastic package 24.
Although the Japanese Patent Publication of Unexamined Application admits that the edges 24 a of the plastic package 24 may be retracted from the side surfaces 21 c of the insulating frame 21 by 0.1 millimeter or less, the Japanese Patent Publication of Unexamined Application asserts that the edges 24 a are substantially aligned with the side surfaces 21 c.
A prior art process for fabricating the semiconductor device is described with reference to FIGS. 3A-3F. First, a printed circuit panel 31 is prepared as shown in FIG. 3A. The conductive pattern 21 b has been repeatedly printed on an insulating plate 31 a of glass fiber reinforced epoxy resin or polyimide, and the conductive pattern 21 b (not shown in FIGS. 3A-3F) as a whole constitute the printed circuit panel 31. The circuit frame 21 a/21 b is a part of the insulating plate 31 a.
The printed circuit panel 31 is placed on a die 32. A punch 33 is pressed against the printed circuit panel 31, and cuts the circuit frame 21 a/21 b from the printed circuit panel 31 as shown in FIG. 3B. A scrap 31 b is left on the die 32, and the punch 33 is spaced from the circuit frame 21 a/21 b.
Subsequently, force 34 is upwardly exerted on the circuit frame 21 a/21 b, and the circuit frame 21 a/21 b is pushed back into the scrap 31 b as shown in FIG. 3C. The circuit frame 21 a/21 b does not drop out from the scrap 31 b. However, a suitable temporary fastening means may be formed in the scrap 31 b.
Subsequently, the semiconductor chip 22 is bonded to the circuit frame 21 a/21 b pushed back into the scrap 31 b, and the conductive wires 27 electrically connect the bonding pads 22 a to the conductive pattern. After the wire bonding, the semiconductor chip 22 bonded to the circuit frame 21 a/21 b is placed in a cavity 35 formed in a molding die 36 (see FIG. 4), and molten resin is introduced into the cavity 35. The semiconductor chip 22 is sealed in the plastic package 24, and the resultant structure is taken out from the molding die as shown in FIG. 3E.
The solder balls 23 are formed on the reverse surface of the circuit frame 21 a/21 b (see FIG. 3F), and the semiconductor device shown in FIG. 2 is completed. Upon completion, the semiconductor device is separated from the scrap 31 b.
Thus, the semiconductor chip 22 is mounted on the circuit frame 21 a/21 b temporarily fastened to the scrap 31 b, and, thereafter, the resultant semiconductor device is separated from the scrap 31 b. As shown in FIG. 3B, the punch 33 has the bottom surface as wide as the circuit frame 21 a/21 b, and never buckles. Any margin is theoretically required for the molding work, and the molding die 36 makes the plastic package 24 aligned with the side surfaces 21 c of the circuit frame 21 a/21 b. This results in that the prior art semiconductor device becomes compact. However, the scrap 31 b is still left on the die 32. This means that the manufacturer cannot sufficiently reduce the production cost of the prior art semiconductor device through the process disclosed in the Japanese Patent Publication of Unexamined Application.
As described hereinbefore, the semiconductor chip 22 is scaled in the plastic package 24 through the molding, and the configuration of the cavity 35 is transferred to the plastic package 24. The cavity 35 is defined by the inner wall of the die 36). The inner wall is oblique so that an operator easily takes out the semiconductor device from the molding die 36. However, the oblique side surfaces of the plastic package 24 cause the bottom surface to occupy the circuit frame 21 a/21 b wider than the top area of the plastic package 24. Thus, the tapered plastic package 24 is wasteful, and makes the prior art semiconductor device still large.
Another prior art semiconductor device is disclosed in Japanese Patent Publication of Unexamined Application No. 6-244313. FIG. 5 illustrates the prior art semiconductor device disclosed in Japanese Patent Publication of Unexamined Application No. 6-244313. Scratch lines 41 are formed in a semiconductor wafer 42, and define semiconductor chips 42 a. The semiconductor chip 42 a is bonded to a polyimide tape 43, and bonding pads (not shown) on the semiconductor chip 42 a are connected through conductive wires (not shown) to leads 44. The semiconductor chip 42 a is sealed in a piece of synthetic resin through a molding, and the piece of synthetic resin is formed into a plastic package 45. The boundaries between the plastic packages 45 are constricted over the scribe lines 41, and the semiconductor devices are separated along the constricted portions.
Japanese Patent Publication of Unexamined Application No. 6-244313 is silent to how the polyimide tapes 43 are separated, and it is unclear that any scrap occurs. However, the Japanese Patent Publication clearly says that the semiconductor chips 42 a are sealed in the synthetic resin through the molding. Therefore, the configuration of the cavity is transferred to the plastic package 45, and has tapered side surfaces. For this reason, the same problem is encountered in the prior art semiconductor device disclosed in the Japanese Patent Publication of Unexamined Application.
SUMMARY OF THE INVENTION
It is therefore an important object of the present invention to provide a semiconductor device, which is compact.
It is also an important object of the present invention to provide a process for economically fabricating the semiconductor device.
To accomplish the object, the present invention proposes to cut a package panel into semiconductor devices after scaling semiconductor chips into a piece of synthetic resin.
In accordance with one aspect of the present invention, there is provided a semiconductor device comprising a substrate including an insulating layer and a conductive pattern formed on the insulating layer, a semiconductor chip mounted on the substrate and electrically connected to the conductive pattern and a piece of insulating material covering the semiconductor chip and having side surfaces substantially perpendicular to the substrate.
In accordance with another aspect of the present invention, there is provided a process for fabricating a semiconductor device comprising the steps of a) arranging semiconductor chips on a panel, b) covering the semiconductor chips with a piece of synthetic resin so as to produce a package panel and c) separating the package panel into semiconductor devices.
BRIEF DESCRIPTION OF THE DRAWINGS
The features and advantages of the semiconductor device and the process will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which:
FIGS. 1A to 1E are views showing the process for fabricating the prior art semiconductor device;
FIG. 2 is a cross sectional view showing the prior art semiconductor device disclosed in Japanese Patent Publication of Unexamined Application No. 9-252065;
FIGS. 3A to 3F are views showing the process for fabricating the prior art semiconductor device;
FIG. 4 is a cross sectional view showing the molding die used in the prior art process;
FIG. 5 is a cross sectional view showing the prior art semiconductor device disclosed in Japanese Patent Publication of Unexamined Application No. 6-244313;
FIG. 6 is a cross sectional view showing the structure of a semiconductor device according to the present invention;
FIGS. 7A to 7C are plane views showing a process for fabricating the semiconductor device according to the present invention;
FIG. 8 is a flow chart showing steps after a molding;
FIG. 9 is a perspective view showing a dicing step; and
FIGS. 10A to 10I are schematic views showing the steps between formation of ball bumps and a marking step.
DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 6 illustrates a semiconductor device embodying the present invention, and the semiconductor device largely comprises a semiconductor chip 50, a package 51 and conductive wires 52. Though not shown in FIG. 6, circuit components and wiring are incorporated in the semiconductor chip 50, and form an integrated circuit. The integrated circuit is connected to bonding pads 50 a, and only one bonding pad 50 a is shown in FIG. 6.
The package 51 is broken down into a substrate 53, ball bumps 54 and a piece of synthetic resin 55. The synthetic resin is dielectric. The substrate 53 includes an insulating tape 53 a such as, for example, polyimide and a conductive pattern 53 b of copper adhered to the insulating tape 53 a. Though-holes are formed in the insulating tape 53 a, and the conductive pattern 53 b is exposed to the reverse surface of the insulating tape 53 a. The ball bumps 54 pass through the through-holes, and are connected to the conductive pattern 53 b. The conductive pattern 53 b is connected through the conductive wires 52 to the bonding pads 50 a. The semiconductor chip 50 is fixed to the substrate 53 by means of an adhesive compound layer 56.
The piece of synthetic resin 55 has a bottom surface 55 a held in contact with the entire exposed surface of the substrate 53, a top surface 55 b extending substantially in parallel to the substrate 53 and side surfaces 55 c. The top surface 55 b is as wide as the substrate 53, and, accordingly, the side surfaces 55 c are substantially perpendicular to the insulating tape 53 a. Thus, the piece of synthetic resin 55 is a rectangular parallelepiped configuration. The area occupied by the side surfaces 55 c is approximately equal to zero, and the piece of synthetic resin 55 is smaller in volume than the piece of synthetic resin used in the prior art semiconductor device. Though not shown in FIG. 6, an alignment mark is formed on the piece of synthetic resin 55. The semiconductor device is fabricated as follows. FIGS. 7A to 7C show a process for fabricating the semiconductor device. The process starts with preparation of a panel 57. The panel 57 is a set of substrates 53. The conductive pattern 53 b is repeatedly formed on a long insulating tape. The semiconductor chips 50 are bonded to the panel 57 like an array as shown in FIG. 7A. The gap between the semiconductor chips 50 is narrower than the gap between the semiconductor chips 12 shown in FIG. 1B. This is because of the fact that an extremely thin rotating disk blade is used for separation after a molding. The bonding wires 52 are connected to the conductive pattern 53 b around each of the semiconductor chips 50. For this reason, the semiconductor chips 50 are spaced to the extent permitting a bonding machine to connect the conductive wires 52 to the conductive patterns 53 b and the rotating disk blade to pass between the adjacent conductive patterns 53 b.
If the semiconductor device is a facedown type connecting the semiconductor chip 50 to the conductive pattern 53 b by means of bumps, the manufacturer makes the gap narrower. The manufacturer makes the gap as narrow as possible in so far as the synthetic resin flows into the gap between the semiconductor chips 50.
Subsequently, the semiconductor chips 50 are sealed in the synthetic resin together. A transfer molding may be used for sealing the semiconductor chips 50 in the synthetic resin. A molding die is prepared, and the resultant structure shown in FIG. 7A is put into a cavity of the die. Melted synthetic resin is introduced into the cavity, and is cooled. As a result, the semiconductor chips 50 on the panel 57 are covered with a large piece 58 of the synthetic resin as shown in FIG. 7B. The panel, the semiconductor chips 50 and the large piece 58 of synthetic resin as a whole constitute a package panel 59.
Subsequently, the manufacturer carries out a series of steps shown in FIG. 8. First, ball bumps 54 are formed on the reverse surface of the package panel 59 as by step SP1. Pieces of solder are provided on the reverse surface of the package panel 59, and are formed into ball bumps 54 through a reflow as by step SP1. The package panel 59 is placed on a worktable of a dicing machine as by step SP2. Using a rotating disk blade 60, the manufacturer cuts the package panel 59 (see FIG. 9) into dices 61 along cutting lines indicated by dot-and-dash lines (see FIG. 7C), arranges the dices 61, and washes away flux from the dies 61 as by step SP3. While the dicing machine is cutting the package panel 59 with the rotating disk blade, cold water is supplied to the cutting surface, and washes away flux. Thus, the dicing and the washing are concurrently carried out. Each of the dices 61 serves as the semiconductor device. Finally, the dices 61 are marked as by step SP4.
The rotating disk blade 60 is a kind of grinding wheel, and is of the order of 150 microns wide. Thus, the rotating disk blade 60 is much narrower than the area pinched between the upper die 12 a and the lower die 12 b. For this reason, scrap is negligible. This results in reduction of the production cost.
The step SP3 is described in detail with reference to FIGS. 10A to 10I. When the ball bumps 54 are formed on the reverse surface of the package panel 59, the package panel 59 is, by way of example, caught by a vacuum pincette or other clamping means, and is conveyed to a work table 62. The package panel 59 is placed on the worktable 62, and a frame carrier 63 is provided on the worktable 62 as shown in FIG. 10A. An adhesive sheet 64 peels from a backing strip 65, and the worktable 62 is upwardly moved as indicated by arrow AR10. The adhesive sheet 64 is brought into contact with the frame carrier 63, and a roller 66 presses the adhesive sheet 64 to the frame carrier 63 as shown in FIG. 10B. The adhesive sheet 64 has a layer of adhesive compound. When ultra-violet light is radiated onto the adhesive compound, it loses the adhesion. The adhesion before the radiation with the ultra violet light is equal to or greater than 100-200 grams/25 mm. However, the adhesion is reduced to 10-40 grams/25 mm through the radiation with the ultra violet light UV.
The worktable 62 is moved in a direction indicated by arrow AR11, and the package panel 59 is adhered to the adhesive sheet 64 as shown in FIGS. 10C and 10D. When the adhesive sheet 64 reaches the other frame carrier 63, the frame carriers 63 lift the adhesive sheet 64 together with the package panel 59 as shown in FIG. 10E, and turn the adhesive sheet 64 and, accordingly, the package panel 59 as shown in FIG. 10F. The package panels 59 adhered to the adhesive sheet 64 are stored in a cassette case (not shown).
The package panel 59 is taken out from the cassette case by means of a suitable chuck (not shown), and is moved to a positioning stage (not shown).
The package panel 59 is moved to the dicing machine together with the frame carriers 63 and the adhesive sheet 64. An operator has instructed the distances between the alignment marks and the cutting lines (see FIG. 7C), and the dicing machine can move the rotating disk blade 60 along the cutting lines. The dicing machine is equipped with a camera for an image recognition. The camera has an automatic focusing mechanism, and the focus depth is equal to or greater than 1 millimeter. The focus depth is desirable, because the package panel 59 is sometimes warped.
The dicing machine recognizes the alignment marks on the package panel 59 through the camera, and determines the cutting lines on the package panel 59. The positioning stage is movable in a direction normal to the paper where FIGS. 10E to 10I are illustrated. The dicing machine moves the rotating disk blade 60, and aligns the rotating disk blade 60 with one of the cutting lines. The rotating disk blade 60 is downwardly moved as indicated by arrow AR12, and is further moved as indicated by arrow AR13 as shown in FIG. 10G. The rotating disk blade 60 is brought into contact with the package panel 59, and the package panel 59 is cut along one of the cutting lines. While the dicing machine cuts the package panel 59 with the rotating disk blade 60, cold water is injected to the rotating disk blade 60, and washes away the flux.
The dicing machine repeats the alignment between the rotating disk blade 60 and the other cutting lines, and the package panel 59 is separated into the dices 61.
After the dicing, the dices 61 are dried, and the adhesive sheet 64 is radiated with ultra-violet light UV as shown in FIG. 10H. The adhesive layer 64 is cured, and loses the adhesion. The adhesive sheet 64 is moved to a pickup stage, and a sponge pad (not shown) attracts the adhesive sheet 64 as indicated by arrow AR14. The dice 61 peels from the adhesive sheet 64, and is conveyed to a tray (not shown) as shown in FIG. 10I.
As will be understood from the foregoing description, the rotating disk blade 60 consumes narrow areas each as narrow as the width of the rotating disk blade 60. As a result, the manufacturer can arrange a large number of semiconductor chips 50 on the elongated panel 57. In other words, the expensive panel 57 is shared between the semiconductor chips 50, and the production cost is reduced. Conventionally, a manufacturer arranges semiconductor chips in 3×18 matrix on a panel. When the manufacturer arranges the semiconductor chips on the same panel through the process according to the present invention, the matrix has 5 rows and 57 columns, and the production cost is surely reduced. The present inventor confirmed that the semiconductor chips were 1.5-2.0 times more cost efficient than the prior art.
Moreover, the rotating disk blade 60 separates the package panel 59 into the dices 61 through the grinding, and prohibits the large piece 58 of synthetic resin equal to or greater than 0.3 millimeter thick from pitching. The adhesive sheet 64 is equal to or greater in adhesion than 200 grams/25 mm, and keeps the package panel 59 stable during the separation with the rotating disk blade 60. The stability of the package panel 59 prevents the large piece of synthetic resin 58 from the pitching.
The adhesive sheet 64 protects the dies 61 from contamination due to the particles produced by the rotating disk blade 60, because there is not any gap between the large piece of synthetic resin 58 and the adhesive sheet 64.
The large adhesion before the radiation with the ultra violet light UV prohibits the dices 61 from undesirable separation from the adhesive sheet 64. However, the adhesive sheet 64 loses the adhesion through the radiation with the ultra violet light UV. For this reason, the dices 61 are easily separated from the adhesive sheet 64.
The auto focusing mechanism has the focus depth equal to or greater than 1 millimeter. This feature is desirable, because the dicing machine accurately aligns the rotating disk blade 60 with the cutting lines regardless of the warp due to the shrinkage of the piece of synthetic resin.
Plural semiconductor chips 50 are concurrently sealed in the large piece of synthetic resin. As a result, the molding step becomes simple. Even if the semiconductor chips 50 are different in size from the semiconductor chips usually molded by using the die, the manufacturer does not change the die in so far as the semiconductor chips 50 are arranged on the same panel. In other words, the die is available for the semiconductor chips different in size. This results in reduction in production cost.
Although particular embodiments of the present invention have been shown and described, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present invention.
For example, the flux may be washed away between the dicing and radiation with the ultra violet light. In this instance, the frame carriers 63 is moved to a cleaning stage together with the dices 61 still adhered to the adhesive sheet 64. After the cleaning, the cleaning stage is rotated for wiping and drying.
A laser beam machine and an electrical discharge machine are available for the dicing. The polyimide tape may be replaced with a sheet of glass fiber reinforced epoxy resin. The sealing step is not limited to the transfer molding. The adhesive sheet sensitive to the ultra violet light is not the essential feature of the present invention. Any kind of adhesive sheet is available. The package panel 59 may be cut on a jig without the adhesive sheet.
The piece 55 of synthetic resin may be chamfered. In this instance, shallow grooves are formed on the large piece 58 of synthetic resin along the cutting lines before the dicing. When the package panel 59 is separated into the dices 61, the shallow grooves make the edge lines of the piece 55 of synthetic resin round.

Claims (13)

What is claimed is:
1. A process for fabricating a semiconductor device, comprising the steps in sequence of:
a) arranging a plurality of semiconductor chips in a matrix of columns and rows on a panel, wherein adjacent two of said semiconductor chips are spaced from one another by a gap, and each of said semiconductor chips is connected through bonding wires to conductive patterns formed in said matrix on said panel;
b) covering said semiconductor chips with a piece of synthetic resin so as to produce a package panel; and
c) forming conductive solder bumps on a reverse surface of said panel electrically connected through said conductive patterns and said bonding wires to said semiconductive chips; and
d) separating said package panel into semiconductor devices using a water-cooled rotating disk blade to cut along lines between the rows and the columns of said semiconductor chips, said water also serving to remove water soluble flux residues present on said chips.
2. The process as set forth in claim 1, in which said gap is regulated in such a manner that melted synthetic resin flows thereinto in said step b).
3. The process as set forth in claim 2, in which each of said semiconductor chips is connected through bonding wires to one of said plural conductive patterns exposed to said gap.
4. The process as set forth in claim 2, in which said step b) includes the sub-steps of
b-1) preparing a die having a cavity,
b-2) placing said semiconductor chips mounted on said panel into said cavity,
b-3) introducing said melted synthetic resin into said cavity, and
b-4) solidifying said melted synthetic resin.
5. The process as set forth in claim 2, in which said step d) includes the sub-steps of
d-1) placing said package panel on a movable stage,
d-2) determining cutting lines respectively passing the gaps between the rows of semiconductor chips and between the columns of semiconductor chips, and
d-3) cutting said package panel along said cutting lines with a rotating disk blade.
6. The process as set forth in claim 5, in which said rotating disk blade has a width of the order of 150 microns.
7. The process as set forth in claim 3, in which said step d) includes the sub-steps of
d-1) placing said package panel on a movable stage,
d-2) determining cutting lines respectively passing the gaps between the rows of semiconductor chips and between the columns of semiconductor chips, and
d-3) cutting said package panel along said cutting lines with a rotating disk blade.
8. The process as set forth in claim 7, in which said cutting lines pass between the rows of conductive patterns and between the columns of conductive patterns.
9. The process as set forth in claim 5, in which said rotating disk blade has a width of the order of 150 microns.
10. The process as set forth in claim 7, in which said sub-step d-1) has the sub-steps of
d-1-1) adhering said package panel to an adhesive sheet extending between frame carriers,
d-1-2) conveying said package panel adhered to said adhesive sheet extending between said frame carriers to said movable stage, and
d-1-3) placing said adhesive sheet on said movable stage in such a manner that said package panel overlies said adhesive sheet.
11. The process as set forth in claim 10, in which said adhesive sheet reduces the adhesion through an exposure to ultra violet light.
12. The process as set forth in claim 11, in which said step d) further comprising the sub-step of d-4) exposing said adhesive sheet to a radiation of ultra violet light, and d-5) peeling said package panel from said adhesive sheet.
13. The process as set forth in claim 11, in which said adhesion before said exposure to said ultra violet light is equal to or greater than 200 grams/25 mm.
US09/338,087 1998-06-24 1999-06-23 Semiconductor device with economical compact package and process for fabricating semiconductor device Expired - Lifetime US6180435B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10177565A JP2000012745A (en) 1998-06-24 1998-06-24 Semiconductor package and its manufacture
JP10-177565 1998-06-24

Publications (1)

Publication Number Publication Date
US6180435B1 true US6180435B1 (en) 2001-01-30

Family

ID=16033197

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/338,087 Expired - Lifetime US6180435B1 (en) 1998-06-24 1999-06-23 Semiconductor device with economical compact package and process for fabricating semiconductor device

Country Status (2)

Country Link
US (1) US6180435B1 (en)
JP (1) JP2000012745A (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6346432B2 (en) * 1997-01-10 2002-02-12 Kabushiki Kaisha Toshiba Semiconductor element having external connection terminals, method of manufacturing the semiconductor element, and semiconductor device equipped with the semiconductor element
US6358776B1 (en) * 1999-11-08 2002-03-19 Towa Corporation Method of fabricating an electronic component and apparatus used therefor
WO2002103792A2 (en) * 2001-06-19 2002-12-27 Koninklijke Philips Electronics N.V. Method of manufacturing a semiconductor device and semiconductor device
US6531370B2 (en) * 2000-09-04 2003-03-11 Sanyo Electric Co., Ltd. Method for manufacturing circuit devices
US6603191B2 (en) * 2000-05-18 2003-08-05 Casio Computer Co., Ltd. Semiconductor device and method of manufacturing the same
EP1189273A3 (en) * 2000-09-14 2003-08-27 Shinko Electric Industries Co. Ltd. Semiconductor device and production process
US6638784B2 (en) * 1999-06-24 2003-10-28 Rockwell Collins, Inc. Hermetic chip scale packaging means and method including self test
US6641249B2 (en) 2000-07-21 2003-11-04 Canon Kabushiki Kaisha Recovery unit and ink jet recording apparatus
US6815313B2 (en) * 1999-06-02 2004-11-09 Japan Radio Co., Ltd. Electronic component to be mounted on a circuit board having electronic circuit device sealed therein and method of manufacturing the same
US20050052851A1 (en) * 2003-09-10 2005-03-10 Nobuaki Yamada Integrated circuit card and a method of manufacturing the same
US20060024920A1 (en) * 2004-07-29 2006-02-02 Denso Corporation Method for positioning dicing line of wafer
US20070065653A1 (en) * 2002-11-26 2007-03-22 Fujitsu Limited Substrate sheet material for a semiconductor device and a manufacturing method thereof, a molding method using a substrate sheet material, a manufacturing method of semiconductor devices
US20110115069A1 (en) * 2009-11-13 2011-05-19 Serene Seoh Hian Teh Electronic device including a packaging substrate and an electrical conductor within a via and a process of forming the same
US20150206802A1 (en) * 2014-01-17 2015-07-23 Infineon Technologies Ag Singulation of Semiconductor Dies with Contact Metallization by Electrical Discharge Machining
US10643860B2 (en) 2018-03-26 2020-05-05 Infineon Technologies Ag Methods of thinning and structuring semiconductor wafers by electrical discharge machining
US10967450B2 (en) 2018-05-04 2021-04-06 Infineon Technologies Ag Slicing SiC material by wire electrical discharge machining

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002016193A (en) * 2000-06-30 2002-01-18 Mitsumi Electric Co Ltd Packaged semiconductor device and manufacturing method thereof
JP2002118201A (en) 2000-10-05 2002-04-19 Hitachi Ltd Semiconductor device and method for manufacturing the same
JP2014225519A (en) * 2013-05-15 2014-12-04 株式会社ディスコ Processing method

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0555278A (en) 1991-08-23 1993-03-05 Sony Corp Semiconductor device
JPH06244313A (en) 1993-02-18 1994-09-02 Matsushita Electric Ind Co Ltd Semiconductor package and mounting method
US5547906A (en) * 1992-09-14 1996-08-20 Badehi; Pierre Methods for producing integrated circuit devices
JPH08335596A (en) 1995-06-09 1996-12-17 Sony Corp Manufacture of semiconductor package
JPH09252065A (en) 1996-03-15 1997-09-22 Toshiba Corp Semiconductor device, manufacture thereof, and board frame
US5776798A (en) * 1996-09-04 1998-07-07 Motorola, Inc. Semiconductor package and method thereof
US5824177A (en) * 1995-07-13 1998-10-20 Nippondenso Co., Ltd. Method for manufacturing a semiconductor device
JPH11152632A (en) 1997-11-13 1999-06-08 Howa Mach Ltd Lubricating device of spinning machine
US5948233A (en) * 1996-09-09 1999-09-07 U.S. Philips Corporation Method of manufacturing an electric component which can be mounted on the surface of a printed circuit board
US5950070A (en) * 1997-05-15 1999-09-07 Kulicke & Soffa Investments Method of forming a chip scale package, and a tool used in forming the chip scale package
US5989982A (en) * 1997-10-08 1999-11-23 Oki Electric Industry Co., Ltd. Semiconductor device and method of manufacturing the same
US6004833A (en) * 1998-04-21 1999-12-21 Atmel Corporation Method for constructing a leadless array package

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0555278A (en) 1991-08-23 1993-03-05 Sony Corp Semiconductor device
US5547906A (en) * 1992-09-14 1996-08-20 Badehi; Pierre Methods for producing integrated circuit devices
JPH06244313A (en) 1993-02-18 1994-09-02 Matsushita Electric Ind Co Ltd Semiconductor package and mounting method
JPH08335596A (en) 1995-06-09 1996-12-17 Sony Corp Manufacture of semiconductor package
US5824177A (en) * 1995-07-13 1998-10-20 Nippondenso Co., Ltd. Method for manufacturing a semiconductor device
JPH09252065A (en) 1996-03-15 1997-09-22 Toshiba Corp Semiconductor device, manufacture thereof, and board frame
US5776798A (en) * 1996-09-04 1998-07-07 Motorola, Inc. Semiconductor package and method thereof
US5948233A (en) * 1996-09-09 1999-09-07 U.S. Philips Corporation Method of manufacturing an electric component which can be mounted on the surface of a printed circuit board
US5950070A (en) * 1997-05-15 1999-09-07 Kulicke & Soffa Investments Method of forming a chip scale package, and a tool used in forming the chip scale package
US5989982A (en) * 1997-10-08 1999-11-23 Oki Electric Industry Co., Ltd. Semiconductor device and method of manufacturing the same
JPH11152632A (en) 1997-11-13 1999-06-08 Howa Mach Ltd Lubricating device of spinning machine
US6004833A (en) * 1998-04-21 1999-12-21 Atmel Corporation Method for constructing a leadless array package

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6346432B2 (en) * 1997-01-10 2002-02-12 Kabushiki Kaisha Toshiba Semiconductor element having external connection terminals, method of manufacturing the semiconductor element, and semiconductor device equipped with the semiconductor element
US6815313B2 (en) * 1999-06-02 2004-11-09 Japan Radio Co., Ltd. Electronic component to be mounted on a circuit board having electronic circuit device sealed therein and method of manufacturing the same
US6638784B2 (en) * 1999-06-24 2003-10-28 Rockwell Collins, Inc. Hermetic chip scale packaging means and method including self test
US6358776B1 (en) * 1999-11-08 2002-03-19 Towa Corporation Method of fabricating an electronic component and apparatus used therefor
US6603191B2 (en) * 2000-05-18 2003-08-05 Casio Computer Co., Ltd. Semiconductor device and method of manufacturing the same
US6641249B2 (en) 2000-07-21 2003-11-04 Canon Kabushiki Kaisha Recovery unit and ink jet recording apparatus
US6531370B2 (en) * 2000-09-04 2003-03-11 Sanyo Electric Co., Ltd. Method for manufacturing circuit devices
EP1189273A3 (en) * 2000-09-14 2003-08-27 Shinko Electric Industries Co. Ltd. Semiconductor device and production process
WO2002103792A2 (en) * 2001-06-19 2002-12-27 Koninklijke Philips Electronics N.V. Method of manufacturing a semiconductor device and semiconductor device
WO2002103792A3 (en) * 2001-06-19 2004-04-29 Koninkl Philips Electronics Nv Method of manufacturing a semiconductor device and semiconductor device
US20070065653A1 (en) * 2002-11-26 2007-03-22 Fujitsu Limited Substrate sheet material for a semiconductor device and a manufacturing method thereof, a molding method using a substrate sheet material, a manufacturing method of semiconductor devices
US20050052851A1 (en) * 2003-09-10 2005-03-10 Nobuaki Yamada Integrated circuit card and a method of manufacturing the same
US7176060B2 (en) * 2003-09-10 2007-02-13 Renesas Technology Corp. Integrated circuit card and a method of manufacturing the same
US20060024920A1 (en) * 2004-07-29 2006-02-02 Denso Corporation Method for positioning dicing line of wafer
US7763525B2 (en) * 2004-07-29 2010-07-27 Denso Corporation Method for positioning dicing line of wafer
US20110115069A1 (en) * 2009-11-13 2011-05-19 Serene Seoh Hian Teh Electronic device including a packaging substrate and an electrical conductor within a via and a process of forming the same
US20150206802A1 (en) * 2014-01-17 2015-07-23 Infineon Technologies Ag Singulation of Semiconductor Dies with Contact Metallization by Electrical Discharge Machining
US9449876B2 (en) * 2014-01-17 2016-09-20 Infineon Technologies Ag Singulation of semiconductor dies with contact metallization by electrical discharge machining
US10643860B2 (en) 2018-03-26 2020-05-05 Infineon Technologies Ag Methods of thinning and structuring semiconductor wafers by electrical discharge machining
US10967450B2 (en) 2018-05-04 2021-04-06 Infineon Technologies Ag Slicing SiC material by wire electrical discharge machining

Also Published As

Publication number Publication date
JP2000012745A (en) 2000-01-14

Similar Documents

Publication Publication Date Title
US6180435B1 (en) Semiconductor device with economical compact package and process for fabricating semiconductor device
US5776799A (en) Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same
US6902955B2 (en) Method of manufacturing a semiconductor device having a flexible wiring substrate
KR100829278B1 (en) Semiconductor Device and Manufacture Method of That
TW383475B (en) Grid array assembly and method of making
US7335529B2 (en) Manufacturing method of a semiconductor device utilizing a flexible adhesive tape
US6315540B1 (en) Molding die for concurrently molding semiconductor chips without voids and wire weep
US7439097B2 (en) Taped lead frames and methods of making and using the same in semiconductor packaging
US6452255B1 (en) Low inductance leadless package
US8198135B2 (en) Method for producing flexible integrated circuits which may be provided contiguously
KR100472286B1 (en) Semiconductor chip package that adhesive tape is attached on the bonding wire
EP0923120A1 (en) Method for manufacturing semiconductor device
US6021563A (en) Marking Bad printed circuit boards for semiconductor packages
JP2007518275A (en) Method for mounting an optical sensor
US7781259B2 (en) Method of manufacturing a semiconductor using a rigid substrate
KR0182506B1 (en) Method of manufacturing high density mounting package
KR960005682Y1 (en) Semiconductor producing device
KR100351919B1 (en) method for manucture in semiconductor package
KR100420433B1 (en) Film adhesive for semiconductor package
KR19990067768A (en) Carrier to be used in fabricationg semiconductor device
KR100431282B1 (en) Pick up method of semiconductor chip from wafer and clamp for it
JPH0669277A (en) Electronic component mounting device
JPH08288323A (en) Semiconductor device
JPH10308473A (en) Manufacture for semiconductor package
JPH06163760A (en) Electronic-component mounting board provided with heat-dissipating slug

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ISE, HIROSHI;SHIRONOUCHI, TOSHIAKI;REEL/FRAME:010060/0843

Effective date: 19990610

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013751/0721

Effective date: 20021101

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025185/0906

Effective date: 20100401

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001

Effective date: 20150806