US20090203211A1 - Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing - Google Patents

Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing Download PDF

Info

Publication number
US20090203211A1
US20090203211A1 US12/425,426 US42542609A US2009203211A1 US 20090203211 A1 US20090203211 A1 US 20090203211A1 US 42542609 A US42542609 A US 42542609A US 2009203211 A1 US2009203211 A1 US 2009203211A1
Authority
US
United States
Prior art keywords
chamber
wafers
wafer
transfer
load lock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/425,426
Inventor
Ki-sang Kim
Gyu-chan Jeoung
Gyu-hwan Kwag
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US12/425,426 priority Critical patent/US20090203211A1/en
Priority to US12/512,106 priority patent/US7776226B2/en
Publication of US20090203211A1 publication Critical patent/US20090203211A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67161Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67161Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
    • H01L21/67167Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers surrounding a central transfer chamber
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67161Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
    • H01L21/67173Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers in-line arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67161Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers
    • H01L21/67178Apparatus for manufacturing or treating in a plurality of work-stations characterized by the layout of the process chambers vertical arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67155Apparatus for manufacturing or treating in a plurality of work-stations
    • H01L21/67184Apparatus for manufacturing or treating in a plurality of work-stations characterized by the presence of more than one transfer chamber
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S414/00Material or article handling
    • Y10S414/135Associated with semiconductor wafer handling
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S414/00Material or article handling
    • Y10S414/135Associated with semiconductor wafer handling
    • Y10S414/137Associated with semiconductor wafer handling including means for charging or discharging wafer cassette
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S414/00Material or article handling
    • Y10S414/135Associated with semiconductor wafer handling
    • Y10S414/139Associated with semiconductor wafer handling including wafer charging or discharging means for vacuum chamber
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S414/00Material or article handling
    • Y10S414/135Associated with semiconductor wafer handling
    • Y10S414/141Associated with semiconductor wafer handling includes means for gripping wafer

Definitions

  • the present invention relates to a multi-chamber system of an etching facility for manufacturing semiconductor devices, and more particularly, to a multi-chamber system of an etching facility for manufacturing semiconductor devices which minimizes the space occupied by the facility by aligning a plurality of processing chambers with a transfer path in the center.
  • the manufacturing of semiconductor devices involves many processes, including photolithography, etching, and thin film formation, which are repeatedly carried out during the manufacturing process.
  • the etching process is carried out in a “focus-type” multi-chamber system which is capable of processing various process steps for wafers at the same time.
  • the multi-chamber system for a dry-etching process using plasma is operated with a plurality of processing chambers in which a high-vacuum state environment for the generation of plasma is formed.
  • the system includes an inner transfer device for transporting wafers from a central chamber under a low vacuum state to the plurality of high vacuum processing chambers.
  • FIG. 1 illustrates a conventional focus-type multi-chamber system for a dry-etching process using plasma, which is constructed in such a manner that a hexagonal pillar-shaped central chamber 16 is located in its center; four processing chambers 15 are connected to four sides of the central chamber 16 , and between the central chamber 16 and each of the processing chambers 15 , there is formed a gate (not shown) for allowing the selective passage of wafers.
  • An inner transfer device 14 inside the central chamber 16 is able to selectively load and unload the wafers into each processing chamber 15 through the gate.
  • the central chamber 16 can be formed as a square, pentagon, hexagon shape, etc.
  • FIG. 1 shows the normal hexagonal shape of the central chamber 16 .
  • a vacuum pressure generator (not shown) in each of the processing chambers 15 and the central chamber 16 .
  • the inner transfer device 14 transports wafers to the processing chamber 15 under the vacuum pressure environment.
  • a load lock chamber 13 serving as a stand-by area for the wafers under a low vacuum state, is located between the central chamber 16 and the wafers which are under atmospheric pressure in cassettes 11 .
  • the load lock chamber 13 comprises an input load lock chamber for stacking wafers before processing, and an output load lock chamber for stacking wafers after processing.
  • a cassette stage 12 having the cassettes 11 mounted thereon for easy transportation of wafers under atmospheric pressure.
  • the load lock chamber 13 transfers the cassette 11 having wafers thereon to the load lock chamber 13 , and then, the load lock chamber 13 is sealed and placed under a low vacuum state.
  • the gate of the load lock chamber 13 is opened, an inner transfer device 14 inside the central chamber 16 mounts wafers individually or in groups on a transfer arm (not shown) under a low vacuum state, and transfers them to a specific processing chamber 15 by rotating horizontally a certain angle, and proceeding toward the specific processing chamber 15 .
  • the gate of the processing chamber 15 is shut, and a specific corresponding process is carried out.
  • the processed wafers are removed from the processing chamber by the inner transfer device 14 of the central chamber 16 , and stacked on the cassette 11 inside the load lock chamber 13 .
  • the inner transfer device 14 is capable of continuously loading and unloading wafers to another processing chamber 15 . Therefore, a plurality of wafers can be processed inside a plurality of processing chambers 15 at the same time.
  • the conventional multi-chamber system which is constructed as described above, i.e., the hexagonal pillar shaped central chamber 16 , four processing chambers 15 and two load lock chambers 13 surrounding the central chamber 16 , occupies a space of width “W” inside the fabrication line layout, requiring a large vacuum facility to maintain the central chamber 16 in a vacuum state and increasing the expenses for the facilities and their installation.
  • the space taken up by the central chamber increases with the number of processing chambers. For instance, six processing chambers and two load lock chambers require an octagonal pillar shaped central chamber which takes up more space than the hexagonal pillar-shaped central chamber shown in FIG. 1 .
  • An attempt to increase the number of processing chambers of the focus-type multi-chamber system comprises two central chambers 16 , each connected to three processing chambers 15 .
  • the two central chambers 16 are connected to each other by a connection load lock chamber 17 between them. Two of the conventional focus-type multi-chamber systems 10 are thereby connected.
  • the installation of the six processing chambers 15 and one connection load lock chamber 17 as shown in FIG. 2 costs more than the installation of an additional focus-type multi-chamber system 10 as shown in FIG. 1 , and the seven-chamber set-up still occupies a lot of space in the cleanroom, and requires duplicate installation of various processing gases and vacuum-related apparatus.
  • the conventional focus-type multi-chamber system 10 is normally installed inside the cleanroom along with other facilities 20 , with the cassette stages on the other facilities all being disposed to one side. Therefore, it is necessary for an operator or an automatic cassette car to transport cassettes between facilities.
  • the inner transfer device moves wafers under a vacuum state, and therefore, the wafers cannot be attached by vacuum-absorption, and are simply gravity-supported by the transfer arm.
  • the wafers must therefore be moved at a low speed so as not to be displaced from the transfer arm, which results in a very slow wafer transfer operation.
  • the present invention is directed to a multi-chamber system of an etching facility for manufacturing semiconductor devices for greatly reducing the space and the width occupied by the facilities by aligning a plurality of processing chambers in multi-layers and in parallel, which substantially overcomes one or more of the problems due to the limitations and the disadvantages of the related art.
  • the multi-chamber system for manufacturing semiconductor devices comprises: a cassette stage for mounting a cassette having wafers stacked thereon; a transfer path adjacent to the cassette stage and having a width slightly larger than the diameter of the wafers, preferably with a rectangular-shape, for providing a space for the transportation of wafers; a plurality of processing chambers aligned with the transfer path; and a transfer mechanism installed in the transfer path for loading and unloading the wafers stacked on the cassette stage to the plurality of processing chambers.
  • processing chambers are disposed in multiple layers, and a load lock chamber may be connected to one side of the processing chamber to serve as a stand-by area for the wafers.
  • the load lock chamber may comprise: a transfer arm for receiving the wafers from the transfer mechanism and transferring the wafers to the processing chamber; an inner transfer device for moving the transfer arm; and gates formed on the side of the transfer path and the side of the processing chamber, respectively, the gates being selectively opened and closed to allow passage of the wafers.
  • the transfer mechanism comprises: a transfer arm for selectively holding the wafers; a transfer robot for loading and unloading the wafers into the processing chamber by moving the transfer arm; a horizontal driving part for moving the transfer robot horizontally; and a controller for controlling the transfer robot and the horizontal driving part by applying control signals thereto.
  • the transfer mechanism may further comprise a vertical driving part for moving the transfer robot vertically on receipt of a control signal from the controller.
  • a vacuum line is preferably installed on the transfer arm so as to vacuum-absorb wafers.
  • the transfer path may be extended and a plurality of transfer mechanisms installed such that wafers can be transferred from one transfer mechanism to another.
  • the wafers Prior to processing, the wafers are stacked on a cassette mounted on a first cassette stage. The wafers are then transferred to the processing chambers; and the processed wafers are transferred to a second cassette stage which is located such that the wafers are easily transferred to a subsequent process.
  • a multi-chamber system for manufacturing semiconductor devices comprises: a cassette stage for mounting a cassette having wafers stacked thereon; a rectangular-shaped transfer path adjacent to the cassette stage for providing space for transportation of wafers; a plurality of processing chambers aligned in multi-layers parallel to and beside the transfer path; and a transfer mechanism capable of vertical/horizontal reciprocal movement installed in the transfer path for loading and unloading the wafers stacked on the cassette stage to the plurality of processing chambers.
  • the transfer mechanism comprises: a transfer arm having a vacuum line installed thereto so as to selectively vacuum-absorb wafers; a transfer robot for loading and unloading the wafers into the processing chamber by moving the transfer arm; a vertical driving part for moving the transfer robot vertically; a horizontal driving part for moving the transfer robot horizontally; and a controller for controlling the transfer robot, the vertical driving part, and the horizontal driving part by applying control signals thereto.
  • a multi-chamber system for manufacturing semiconductor devices comprises: a first cassette stage for mounting a cassette having unprocessed wafers stacked thereon; a transfer path with a rectangular shape adjacent to the cassette stage for providing space for the transportation of wafers; a plurality of processing chambers arranged in multi-layers and aligned in parallel beside the transfer path; a transfer mechanism capable of vertical/horizontal reciprocal movement installed in the transfer path for loading and unloading the wafers stacked on the first cassette stage to the plurality of the processing chambers; and a second cassette stage placed opposite to the first cassette stage and mounting a cassette having processed wafers stacked thereon.
  • the transfer mechanism comprises: a transfer arm having a vacuum line for selectively vacuum-absorbing wafers; a transfer robot for loading and unloading wafers to the processing chamber by moving the transfer arm; a vertical driving part for vertically moving the transfer robot; a horizontal driving part for horizontally moving the transfer robot; and a controller for controlling the transfer robot, the vertical driving part, and the horizontal driving part by applying control signals thereto.
  • FIG. 1 is a plan view of a conventional multi-chamber system of an etching facility for manufacturing semiconductor devices
  • FIG. 2 is a plan view of two of the multi-chamber systems of FIG. 1 connected to each other;
  • FIG. 3 is a plan view of two of the multi-chamber systems of FIG. 1 installed inside a semiconductor device fabrication line;
  • FIG. 4 is a plan view of a multi-chamber system of an etching facility for manufacturing semiconductor devices according to one embodiment of the present invention
  • FIG. 5 is a perspective view of the multi-chamber system of FIG. 4 ;
  • FIG. 6 is a side view schematically showing the transportation state of the wafers of in the multi-chamber system of FIG. 5 ;
  • FIG. 7 is a plan view showing a multi-chamber system of an etching facility for manufacturing semiconductor devices according to a second embodiment of the present invention.
  • FIG. 8 is a plan view of the multi-chamber system of FIG. 7 installed inside a semiconductor device fabrication line;
  • FIG. 9 is a plan view of an extended version of the embodiment of the present invention shown in FIG. 7 ;
  • FIG. 10 is a plan view of a third embodiment of the multi-chamber system of an etching facility for manufacturing semiconductor devices of the present invention installed inside a semiconductor device fabrication line.
  • FIG. 4 is a plan view showing a multi-chamber system of an etching facility for manufacturing semiconductor devices according to one preferred embodiment of the present invention.
  • the multi-chamber system is constructed in such a manner that a cassette 41 having wafers stacked thereon is mounted on a cassette stage 42 , and eight processing chambers 45 for carrying out processes are displaced in parallel with multi-layers on both sides of a transfer path 100 , four of which are shown in the plan view of FIG. 4 .
  • the transfer path 100 has a shape having a narrow width, preferably a rectangular shape, and a transfer mechanism 52 is provided in the transfer path 100 in order to load and unload the wafers stacked on the cassette stage 42 into each of the eight processing chambers 45 .
  • the cassette stage 42 includes a cassette elevator for moving the cassette up and down and can be moved horizontally so as to switch the locations of cassettes.
  • the processing chambers 45 can be aligned in a single layer, but considering the efficiency of the space, a two-layer arrangement may be used as shown in FIG. 5 , each layer having four processing chambers 45 aligned in parallel. With this arrangement, each layer comprises four processing chambers 45 , two load lock chambers 43 which are the same size as those in the conventional multi-chamber system 10 of FIG. 1 , and one transfer path 100 . Therefore, the facility width “W” of the multi-chamber system 40 of the present invention is the sum of the widths of those of the two processing chambers 45 and the one transfer path 100 . This width “W” is minimized, because the width of the hexagonal pillar-shaped central chamber in the conventional system is replaced by that of the transfer path 100 in the multi-chamber system, and the transfer path 100 is only a little wider than the diameter of one wafer.
  • the depth of the multi-chamber system is minimized, because the depth of the hexagonal pillar-shaped central chamber, each side of which is slightly larger than the diameter of a wafer, is replaced by that of the load lock chamber 43 .
  • the shape of the load lock chamber 43 can be optimized as a regular rectangular pillar shape so as to be only slightly deeper than the diameter of one wafer, thereby decreasing the width and depth of the whole facility.
  • the area occupied by a single-layer structure (not shown) of the multi-chamber system according to the present invention is less than the area occupied by the conventional system; and the multi-layer structure as shown in FIGS. 4 and 5 is even more compact.
  • the multi-layer structure preferably has 2 to 5 layers.
  • the space occupied by the load lock chamber 43 can be minimized, and the volume of the vacuum facility or supplementary apparatus can be reduced, thereby minimizing expenses for the facility and its installation.
  • the transfer mechanism 52 allows wafers to be moved quickly by holding them using vacuum pressure so that it is not necessary to install a supplementary vacuum pressure generator.
  • a vacuum is not formed in the transfer path 100 , unlike the case of the conventional central chamber, thereby allowing use of the multi-layer structure for the processing chambers. Since a vacuum is not formed in the transfer path 100 , the wafers may be vacuum absorbed to the transfer arm thus providing faster wafer transfers, in contrast to the conventional case, wherein the wafers inside the central chamber were merely gravity-supported by the transfer arm, and the wafers had to be moved slowly so as not to fall off the transfer arm.
  • a gate (not shown) is formed toward the transfer path 100 and is selectively opened and closed so as to allow for the passage of wafers.
  • a vacuum pressure generator 45 ′ is installed inside the processing chamber 45 in order to form a vacuum pressure therein, with the processing chamber 45 carrying out the dry-etching process requiring a high-vacuum to form a plasma.
  • a load lock chamber 43 having a low-vacuum state is connected to one side of the processing chamber 45 and serves as a stand-by region for wafers, and a gate 46 , 49 is formed on one side of the load lock chamber 43 facing the transfer path 100 .
  • Each load lock chamber 43 comprises: a transfer arm 54 ( FIG. 6 ) for receiving wafers from the transfer mechanism 52 and transferring them to the processing chamber; an inner transfer device 44 for moving the transfer arm 54 ; a gate 46 , 49 formed on one side of the transfer path 100 which is selectively opened and closed to allow the passage of wafers; and another gate 47 , 48 , 50 , 51 provided on one side of the processing chamber 45 that is selectively opened and closed to allow the passage of wafers between the processing chamber 45 and the load lock chamber 43 .
  • the transfer arm 54 of the load lock chamber 43 , and the inner transfer device 44 inside the chamber can be provided in each of the two load lock chambers 43 so as to individually transfer two wafers into the two processing chambers 45 simultaneously.
  • a vacuum pressure generator 43 ′ may be provided in the load lock chamber 43 so as to form a low-vacuum therein in order to prevent an abrupt vacuum pressure differential inside the processing chamber 45 when the wafers are transferred through the gate 47 , 48 , 50 , 51 between the high vacuum processing chamber 45 and the load lock chamber 43 .
  • Such a vacuum pressure generator 43 ′ using a vacuum pump is well-known to those skilled in the art.
  • two processing chambers 45 are placed on both sides, i.e., before and after the load lock chamber 43 , respectively, so as to have one load lock chamber 43 in common.
  • three or more processing chambers 45 may be oriented so as to share one common load lock chamber.
  • processing chambers 45 are connected to one another through the gates, wafers passing through one specific process are directly moved to another processing chamber, thereby allowing the transfer of wafers between processing chambers.
  • the transfer mechanism 52 of the present invention installed on the transfer path 100 comprises: a transfer arm 53 for selectively holding the wafers; a transfer robot 52 a for loading and unloading wafers to the processing chamber by moving the transfer arm 53 ; a horizontal driving part 52 b for horizontally moving the transfer robot; a vertical driving part 52 c for moving the transfer robot up and down; and a controller 52 d for applying a control signal to the transfer robot 52 a , the horizontal driving part 52 b , and the vertical driving part 52 c .
  • the transfer arm 53 further includes a vacuum line 52 e in order to selectively vacuum-absorb wafers 1 placed thereon. The horizontal and vertical movement is indicated by the arrows in FIGS. 5 and 6 .
  • the transfer arm 53 can be constructed such that one wafer is transferred at a time, but can also be constructed as a 4-arm system, wherein four arms are connectably provided in two layers so as to individually transport four wafers at the same time to the load lock chambers.
  • a 4-arm system for transferring four wafers individually at a time, or 2-arm system, 3-arm system, etc., which are employed so as to move 2 or 3 wafers at a time are well-known to those skilled in the art.
  • the horizontal driving part 52 b which horizontally moves along a rail or guide rod by using a motor or an air cylinder as a driving source
  • the vertical driving part 52 c which moves up and down along a rail or guide rod
  • the transfer arm 53 and the transfer robot 52 a Various modifications or alterations of these mechanisms are contemplated within the scope of the present invention.
  • the multi-chamber system for manufacturing semiconductor devices as shown in FIG. 6 is constructed in such a manner that a cassette 41 having a plurality of wafers 1 stacked therein is mounted on the cassette stage 42 , and the horizontal driving part 52 b and the vertical driving part 52 c of the transfer mechanism 52 are driven on receipt of the control signal from a controller 52 d so as to control the movement of the transfer robot 52 a toward the wafers 1 inside the cassette 41 .
  • the transfer mechanism 52 accesses the wafer 1 , the transfer robot 52 a receives the control signal from the controller 52 d , and then makes the transfer arm 53 contact the wafers 1 .
  • the transfer arm 53 having the vacuum line 52 e vacuum-absorbs the wafers 1 to one side of the transfer arm 53 .
  • the wafer 1 fixed on the transfer arm 53 is to be moved to a specific processing chamber 45 disposed in the first chamber layer
  • the wafer 1 is first moved to the load lock chamber 43 connected to the specific chamber 45 in the first chamber layer by the horizontal driving part 52 b under control from the controller 52 d.
  • the gate 46 of the load lock chamber 43 facing the transfer path 100 is opened, and the transfer arm 53 of the transfer mechanism 52 is inserted. Then the vacuum pressure of the vacuum line 52 e is shut off, and the wafer 1 is mounted on the transfer arm 54 inside the load lock chamber 43 .
  • the transfer arm 53 of the transfer mechanism 52 exits the load lock chamber 43 , and the gate 46 is then closed. Then, the vacuum pressure generator 43 ′ of the load lock chamber 43 is operated so as to place the inside of the load lock chamber 43 into a low vacuum state.
  • the gate e.g., gate 47
  • the inner transfer device 44 of the load lock chamber 43 transfers the wafers mounted on the transfer arm 54 into the processing chamber 45 .
  • the transfer arm 54 exits the processing chamber 45 , the gate 47 is closed, and the vacuum pressure generator 45 ′ in the processing chamber 45 is operated, thereby forming a high vacuum inside the processing chamber 45 , after which the etching process is carried out.
  • the controller 52 d controls both the horizontal driving part 52 b and the vertical driving part 52 c so as to transfer the wafers 1 to the load lock chamber 43 connected to the specific processing chamber 45 on the second chamber layer.
  • the wafers 1 are moved up while vacuum absorbed by the transfer arm 53 of the transfer robot 52 a , and are inserted into the load lock chamber 43 .
  • the subsequent steps are the same as described above for a processing chamber on the first layer.
  • the wafers When the wafers have been transferred and loaded into a plurality of processing chambers 45 , corresponding processes are carried out in the respective processing chambers, and the wafers are unloaded in order of process completion. Then, the wafers are transferred to the cassette stage 42 or transferred to a specific processing chamber on a specific layer upon receipt of a control signal from the controller 52 d.
  • the transfer mechanism 52 picks up four wafers from the cassette and places two wafers into each of two load lock chambers 43 connected to specific processing chambers.
  • the inner transfer device 44 and the transfer arm 54 are constructed with a 2-arm system, two wafers are picked up and transferred, one each into two processing chambers. After processing, two or one wafer is transferred from the processing chamber to the transfer mechanism 52 so as to carry out a post-process step.
  • a multi-chamber system of an etching facility for manufacturing semiconductor devices comprises: a first cassette stage 60 for mounting a cassette containing unprocessed wafers; a second cassette stage 70 for mounting a cassette containing processed wafers; a plurality of processing chambers 45 aligned on both sides of a rectangular-shaped transfer path 100 , the processing chambers being arranged in parallel in a multi-layered path for wafers, and for carrying out processing of wafers; and a transfer mechanism 52 installed in the path allowing for vertical/horizontal reciprocal movement, and including a transfer robot for transferring wafers mounted on the first cassette stage 60 to the plurality of processing chambers 45 , and for transferring wafers into the second cassette stage 70 after processing.
  • This embodiment is constructed such that the wafers passing through all of the processing detailed above in the description of the first embodiment are stacked on the second cassette stage 70 , and such that the multi-chamber system is easily connected to other processing facilities 20 as shown in FIG. 8 .
  • wafers are supplied into the multi-chamber system through the first cassette stage 60 installed in the front of the facility, and pass through a plurality of processes in the plurality of processing chambers 45 , and are stacked on the second cassette stage 70 on the back side of the facility. Then, wafers are moved to another facility 20 by an automatic transfer part of the other facility 20 , pass through processing therein, are transferred into the side of a second facility 20 ′, pass through that facility 20 ′, and are stacked on the cassette stage of the second facility 20 ′ on the right side of the multi-chamber system.
  • the number of processing chambers 45 can be increased, and the transfer path 100 extended, so that more processing chambers 45 and load lock chambers 43 are aligned on both sides of the transfer path 100 .
  • a first transfer mechanism 62 and a second transfer mechanism 72 can be installed, wherein the transfer from one to the other is possible.
  • the number of processing chambers can be increased without changing the width of the facility.
  • a multi-chamber system of an etching facility for manufacturing semiconductor devices comprises: a cassette stage 42 for mounting a cassette having wafers stacked thereon; a plurality of processing chambers 45 aligned along one side of a transfer path 100 , the processing chambers being arranged in multi-layers for carrying out wafer processing; and a transfer mechanism 52 provided in the transfer path 100 for loading and unloading wafers into the plurality of processing chambers using vertical and horizontal movement.
  • the processing chambers 45 and the load lock chambers 43 which are stand-by areas for wafers, are aligned on only one side of the transfer path 100 .
  • each load lock chamber 43 comprises: a transfer arm for transferring wafers from the transfer mechanism 52 to the processing chamber; an inner transfer device for transferring the transfer arm; a gate confronting the transfer path and another gate confronting the processing chamber, which are selectively opened and closed to allow passage of the wafers.
  • the transfer mechanism 52 of the third embodiment of the present invention unlike the first and the second embodiments of the present invention, loads the wafers on the first cassette stage 60 in only one direction after horizontally-rotating 90 degrees while vacuum-absorbing the wafers, because the processing chambers 45 and the load lock chambers 43 are aligned along only one side.
  • the transfer mechanism 52 transports unprocessed wafers stacked on the cassette mounted on the first cassette stage 60 to the processing chamber 45 , and after processing, transports the wafers from the processing chamber to the second cassette stage 70 , which is located for easy transfer to subsequent processes.
  • the second cassette stage 70 is displaced on the opposite side of the transfer path from the processing chambers 45 and the load lock chambers 43 , so that the wafers after one process are easily transported to subsequent processes.
  • the efficiency of space usage is increased by applying the multi-chamber system of the present invention to the rest of the space in the cleanroom after installing various facilities with various shapes and volumes.
  • a plurality of processing chambers are aligned in parallel and with multi-layers, thereby greatly reducing the space, width and volume of the facility. Further, the expenses for the facilities and installation can be minimized by reducing the space requiring a vacuum state, and the connection with other processing facilities is easy, such that the efficiency of space usage is improved thereby increasing the transportation speed of wafers.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

A multi-chamber system of an etching facility for manufacturing semiconductor devices occupies a minimum amount of floor space in a clean room by installing a plurality of processing chambers in multi-layers and in parallel along a transfer path situated between the processing chambers. The multi-layers number 2 to 5, and the transfer path can be rectangular in shape and need only be slightly wider than the diameter of a wafer. The total width of the multi-chamber system is the sum of the width of one processing chamber plus the width of the transfer path.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • The present application is a continuation of U.S. non-provisional application Ser. No. 11/167,175, filed Jun. 28, 2005, which is a continuation of U.S. non-provisional patent application Ser. No. 10/298,605, filed Nov. 19, 2002, and now U.S. Pat. No. 6,930,050, which is a divisional of U.S. non-provisional patent application Ser. No. 09/237,229, filed Jan. 26, 1999, and now U.S. Pat. No. 6,503,365. A claim of priority is also made to Korean patent application no. 1998-14228, filed Apr. 21, 1998.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a multi-chamber system of an etching facility for manufacturing semiconductor devices, and more particularly, to a multi-chamber system of an etching facility for manufacturing semiconductor devices which minimizes the space occupied by the facility by aligning a plurality of processing chambers with a transfer path in the center.
  • 2. Description of the Related Art
  • The manufacturing of semiconductor devices involves many processes, including photolithography, etching, and thin film formation, which are repeatedly carried out during the manufacturing process. Generally, the etching process is carried out in a “focus-type” multi-chamber system which is capable of processing various process steps for wafers at the same time.
  • In particular, the multi-chamber system for a dry-etching process using plasma is operated with a plurality of processing chambers in which a high-vacuum state environment for the generation of plasma is formed. The system includes an inner transfer device for transporting wafers from a central chamber under a low vacuum state to the plurality of high vacuum processing chambers.
  • FIG. 1 illustrates a conventional focus-type multi-chamber system for a dry-etching process using plasma, which is constructed in such a manner that a hexagonal pillar-shaped central chamber 16 is located in its center; four processing chambers 15 are connected to four sides of the central chamber 16, and between the central chamber 16 and each of the processing chambers 15, there is formed a gate (not shown) for allowing the selective passage of wafers. An inner transfer device 14 inside the central chamber 16 is able to selectively load and unload the wafers into each processing chamber 15 through the gate. Note that the central chamber 16 can be formed as a square, pentagon, hexagon shape, etc., and FIG. 1 shows the normal hexagonal shape of the central chamber 16. Further, there is provided a vacuum pressure generator (not shown) in each of the processing chambers 15 and the central chamber 16.
  • Therefore, the inner transfer device 14 transports wafers to the processing chamber 15 under the vacuum pressure environment. In addition to the central chamber 16, a load lock chamber 13, serving as a stand-by area for the wafers under a low vacuum state, is located between the central chamber 16 and the wafers which are under atmospheric pressure in cassettes 11.
  • The load lock chamber 13 comprises an input load lock chamber for stacking wafers before processing, and an output load lock chamber for stacking wafers after processing.
  • In addition to the two load lock chambers 13, there is connected a cassette stage 12 having the cassettes 11 mounted thereon for easy transportation of wafers under atmospheric pressure.
  • Therefore, in the conventional multi-chamber system, if the cassette 11 is mounted on the cassette stage 12, an operator or the automatic transfer mechanism, etc., inside the load lock chamber 13 transfers the cassette 11 having wafers thereon to the load lock chamber 13, and then, the load lock chamber 13 is sealed and placed under a low vacuum state. When the load lock chamber 13 reaches a certain level of vacuum, the gate of the load lock chamber 13 is opened, an inner transfer device 14 inside the central chamber 16 mounts wafers individually or in groups on a transfer arm (not shown) under a low vacuum state, and transfers them to a specific processing chamber 15 by rotating horizontally a certain angle, and proceeding toward the specific processing chamber 15.
  • In addition, after wafers are transported into the processing chamber 15, the gate of the processing chamber 15 is shut, and a specific corresponding process is carried out. The processed wafers are removed from the processing chamber by the inner transfer device 14 of the central chamber 16, and stacked on the cassette 11 inside the load lock chamber 13.
  • Here, while a specific process is carried out inside a specific processing chamber 15, the inner transfer device 14 is capable of continuously loading and unloading wafers to another processing chamber 15. Therefore, a plurality of wafers can be processed inside a plurality of processing chambers 15 at the same time.
  • However, the conventional multi-chamber system, which is constructed as described above, i.e., the hexagonal pillar shaped central chamber 16, four processing chambers 15 and two load lock chambers 13 surrounding the central chamber 16, occupies a space of width “W” inside the fabrication line layout, requiring a large vacuum facility to maintain the central chamber 16 in a vacuum state and increasing the expenses for the facilities and their installation.
  • In addition, the space taken up by the central chamber increases with the number of processing chambers. For instance, six processing chambers and two load lock chambers require an octagonal pillar shaped central chamber which takes up more space than the hexagonal pillar-shaped central chamber shown in FIG. 1.
  • Therefore, if the number of processing chambers is increased, a different multi-chamber system is necessary, occupying additional cleanroom space and requiring additional expense. Various process gases and vacuum-related apparatus connected to the processing chamber or the load lock chamber must also be installed in duplicate.
  • An attempt to increase the number of processing chambers of the focus-type multi-chamber system, as shown in FIG. 2, comprises two central chambers 16, each connected to three processing chambers 15. The two central chambers 16 are connected to each other by a connection load lock chamber 17 between them. Two of the conventional focus-type multi-chamber systems 10 are thereby connected.
  • However, the installation of the six processing chambers 15 and one connection load lock chamber 17 as shown in FIG. 2 costs more than the installation of an additional focus-type multi-chamber system 10 as shown in FIG. 1, and the seven-chamber set-up still occupies a lot of space in the cleanroom, and requires duplicate installation of various processing gases and vacuum-related apparatus.
  • Furthermore, as shown in FIG. 3, the conventional focus-type multi-chamber system 10 is normally installed inside the cleanroom along with other facilities 20, with the cassette stages on the other facilities all being disposed to one side. Therefore, it is necessary for an operator or an automatic cassette car to transport cassettes between facilities.
  • In addition to the disadvantages of the focus-type multi-chamber system, the inner transfer device moves wafers under a vacuum state, and therefore, the wafers cannot be attached by vacuum-absorption, and are simply gravity-supported by the transfer arm. The wafers must therefore be moved at a low speed so as not to be displaced from the transfer arm, which results in a very slow wafer transfer operation.
  • SUMMARY OF THE INVENTION
  • The present invention is directed to a multi-chamber system of an etching facility for manufacturing semiconductor devices for greatly reducing the space and the width occupied by the facilities by aligning a plurality of processing chambers in multi-layers and in parallel, which substantially overcomes one or more of the problems due to the limitations and the disadvantages of the related art.
  • To achieve these and other advantages and in accordance with the purpose of the present invention, the multi-chamber system for manufacturing semiconductor devices comprises: a cassette stage for mounting a cassette having wafers stacked thereon; a transfer path adjacent to the cassette stage and having a width slightly larger than the diameter of the wafers, preferably with a rectangular-shape, for providing a space for the transportation of wafers; a plurality of processing chambers aligned with the transfer path; and a transfer mechanism installed in the transfer path for loading and unloading the wafers stacked on the cassette stage to the plurality of processing chambers.
  • In addition, the processing chambers are disposed in multiple layers, and a load lock chamber may be connected to one side of the processing chamber to serve as a stand-by area for the wafers.
  • The load lock chamber may comprise: a transfer arm for receiving the wafers from the transfer mechanism and transferring the wafers to the processing chamber; an inner transfer device for moving the transfer arm; and gates formed on the side of the transfer path and the side of the processing chamber, respectively, the gates being selectively opened and closed to allow passage of the wafers.
  • Preferably, the transfer mechanism comprises: a transfer arm for selectively holding the wafers; a transfer robot for loading and unloading the wafers into the processing chamber by moving the transfer arm; a horizontal driving part for moving the transfer robot horizontally; and a controller for controlling the transfer robot and the horizontal driving part by applying control signals thereto.
  • The transfer mechanism may further comprise a vertical driving part for moving the transfer robot vertically on receipt of a control signal from the controller. In addition, a vacuum line is preferably installed on the transfer arm so as to vacuum-absorb wafers.
  • In addition, the transfer path may be extended and a plurality of transfer mechanisms installed such that wafers can be transferred from one transfer mechanism to another.
  • Prior to processing, the wafers are stacked on a cassette mounted on a first cassette stage. The wafers are then transferred to the processing chambers; and the processed wafers are transferred to a second cassette stage which is located such that the wafers are easily transferred to a subsequent process.
  • In another aspect of the present invention, a multi-chamber system for manufacturing semiconductor devices comprises: a cassette stage for mounting a cassette having wafers stacked thereon; a rectangular-shaped transfer path adjacent to the cassette stage for providing space for transportation of wafers; a plurality of processing chambers aligned in multi-layers parallel to and beside the transfer path; and a transfer mechanism capable of vertical/horizontal reciprocal movement installed in the transfer path for loading and unloading the wafers stacked on the cassette stage to the plurality of processing chambers.
  • The transfer mechanism comprises: a transfer arm having a vacuum line installed thereto so as to selectively vacuum-absorb wafers; a transfer robot for loading and unloading the wafers into the processing chamber by moving the transfer arm; a vertical driving part for moving the transfer robot vertically; a horizontal driving part for moving the transfer robot horizontally; and a controller for controlling the transfer robot, the vertical driving part, and the horizontal driving part by applying control signals thereto.
  • In another aspect of the present invention, a multi-chamber system for manufacturing semiconductor devices comprises: a first cassette stage for mounting a cassette having unprocessed wafers stacked thereon; a transfer path with a rectangular shape adjacent to the cassette stage for providing space for the transportation of wafers; a plurality of processing chambers arranged in multi-layers and aligned in parallel beside the transfer path; a transfer mechanism capable of vertical/horizontal reciprocal movement installed in the transfer path for loading and unloading the wafers stacked on the first cassette stage to the plurality of the processing chambers; and a second cassette stage placed opposite to the first cassette stage and mounting a cassette having processed wafers stacked thereon.
  • The transfer mechanism comprises: a transfer arm having a vacuum line for selectively vacuum-absorbing wafers; a transfer robot for loading and unloading wafers to the processing chamber by moving the transfer arm; a vertical driving part for vertically moving the transfer robot; a horizontal driving part for horizontally moving the transfer robot; and a controller for controlling the transfer robot, the vertical driving part, and the horizontal driving part by applying control signals thereto.
  • It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide a further explanation of the invention as claimed.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification illustrate embodiments of the invention, wherein like reference numerals refer to like elements throughout, in which:
  • FIG. 1 is a plan view of a conventional multi-chamber system of an etching facility for manufacturing semiconductor devices;
  • FIG. 2 is a plan view of two of the multi-chamber systems of FIG. 1 connected to each other;
  • FIG. 3 is a plan view of two of the multi-chamber systems of FIG. 1 installed inside a semiconductor device fabrication line;
  • FIG. 4 is a plan view of a multi-chamber system of an etching facility for manufacturing semiconductor devices according to one embodiment of the present invention;
  • FIG. 5 is a perspective view of the multi-chamber system of FIG. 4;
  • FIG. 6 is a side view schematically showing the transportation state of the wafers of in the multi-chamber system of FIG. 5;
  • FIG. 7 is a plan view showing a multi-chamber system of an etching facility for manufacturing semiconductor devices according to a second embodiment of the present invention;
  • FIG. 8 is a plan view of the multi-chamber system of FIG. 7 installed inside a semiconductor device fabrication line;
  • FIG. 9 is a plan view of an extended version of the embodiment of the present invention shown in FIG. 7; and
  • FIG. 10 is a plan view of a third embodiment of the multi-chamber system of an etching facility for manufacturing semiconductor devices of the present invention installed inside a semiconductor device fabrication line.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • Reference will now be made in detail to preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.
  • FIG. 4 is a plan view showing a multi-chamber system of an etching facility for manufacturing semiconductor devices according to one preferred embodiment of the present invention. Referring to FIG. 4, the multi-chamber system is constructed in such a manner that a cassette 41 having wafers stacked thereon is mounted on a cassette stage 42, and eight processing chambers 45 for carrying out processes are displaced in parallel with multi-layers on both sides of a transfer path 100, four of which are shown in the plan view of FIG. 4. The transfer path 100 has a shape having a narrow width, preferably a rectangular shape, and a transfer mechanism 52 is provided in the transfer path 100 in order to load and unload the wafers stacked on the cassette stage 42 into each of the eight processing chambers 45.
  • The cassette stage 42 includes a cassette elevator for moving the cassette up and down and can be moved horizontally so as to switch the locations of cassettes.
  • The processing chambers 45 can be aligned in a single layer, but considering the efficiency of the space, a two-layer arrangement may be used as shown in FIG. 5, each layer having four processing chambers 45 aligned in parallel. With this arrangement, each layer comprises four processing chambers 45, two load lock chambers 43 which are the same size as those in the conventional multi-chamber system 10 of FIG. 1, and one transfer path 100. Therefore, the facility width “W” of the multi-chamber system 40 of the present invention is the sum of the widths of those of the two processing chambers 45 and the one transfer path 100. This width “W” is minimized, because the width of the hexagonal pillar-shaped central chamber in the conventional system is replaced by that of the transfer path 100 in the multi-chamber system, and the transfer path 100 is only a little wider than the diameter of one wafer.
  • In addition, the depth of the multi-chamber system is minimized, because the depth of the hexagonal pillar-shaped central chamber, each side of which is slightly larger than the diameter of a wafer, is replaced by that of the load lock chamber 43. The shape of the load lock chamber 43 can be optimized as a regular rectangular pillar shape so as to be only slightly deeper than the diameter of one wafer, thereby decreasing the width and depth of the whole facility.
  • Therefore, the area occupied by a single-layer structure (not shown) of the multi-chamber system according to the present invention is less than the area occupied by the conventional system; and the multi-layer structure as shown in FIGS. 4 and 5 is even more compact. Furthermore, the multi-layer structure preferably has 2 to 5 layers.
  • In addition, the space occupied by the load lock chamber 43 can be minimized, and the volume of the vacuum facility or supplementary apparatus can be reduced, thereby minimizing expenses for the facility and its installation.
  • In addition, as described below, the transfer mechanism 52 allows wafers to be moved quickly by holding them using vacuum pressure so that it is not necessary to install a supplementary vacuum pressure generator.
  • A vacuum is not formed in the transfer path 100, unlike the case of the conventional central chamber, thereby allowing use of the multi-layer structure for the processing chambers. Since a vacuum is not formed in the transfer path 100, the wafers may be vacuum absorbed to the transfer arm thus providing faster wafer transfers, in contrast to the conventional case, wherein the wafers inside the central chamber were merely gravity-supported by the transfer arm, and the wafers had to be moved slowly so as not to fall off the transfer arm.
  • For those processing chambers requiring a relatively low vacuum state, such as a base oven process, an ashing process, a pre/post etching process, etc., a gate (not shown) is formed toward the transfer path 100 and is selectively opened and closed so as to allow for the passage of wafers.
  • A vacuum pressure generator 45′ is installed inside the processing chamber 45 in order to form a vacuum pressure therein, with the processing chamber 45 carrying out the dry-etching process requiring a high-vacuum to form a plasma.
  • Therefore, in order to minimize the time or the energy waste necessary to form a high-vacuum state in the processing chamber after being directly exposed to the atmospheric pressure environment, a load lock chamber 43 having a low-vacuum state is connected to one side of the processing chamber 45 and serves as a stand-by region for wafers, and a gate 46, 49 is formed on one side of the load lock chamber 43 facing the transfer path 100.
  • Each load lock chamber 43 comprises: a transfer arm 54 (FIG. 6) for receiving wafers from the transfer mechanism 52 and transferring them to the processing chamber; an inner transfer device 44 for moving the transfer arm 54; a gate 46, 49 formed on one side of the transfer path 100 which is selectively opened and closed to allow the passage of wafers; and another gate 47, 48, 50, 51 provided on one side of the processing chamber 45 that is selectively opened and closed to allow the passage of wafers between the processing chamber 45 and the load lock chamber 43.
  • Here, the transfer arm 54 of the load lock chamber 43, and the inner transfer device 44 inside the chamber can be provided in each of the two load lock chambers 43 so as to individually transfer two wafers into the two processing chambers 45 simultaneously.
  • A vacuum pressure generator 43′ may be provided in the load lock chamber 43 so as to form a low-vacuum therein in order to prevent an abrupt vacuum pressure differential inside the processing chamber 45 when the wafers are transferred through the gate 47,48, 50, 51 between the high vacuum processing chamber 45 and the load lock chamber 43. Such a vacuum pressure generator 43′ using a vacuum pump is well-known to those skilled in the art.
  • In addition, as shown in FIG. 4 and FIG. 5, two processing chambers 45 are placed on both sides, i.e., before and after the load lock chamber 43, respectively, so as to have one load lock chamber 43 in common. In other embodiments, three or more processing chambers 45 may be oriented so as to share one common load lock chamber.
  • Since the processing chambers 45 are connected to one another through the gates, wafers passing through one specific process are directly moved to another processing chamber, thereby allowing the transfer of wafers between processing chambers.
  • As shown in FIGS. 5 and 6, the transfer mechanism 52 of the present invention installed on the transfer path 100 comprises: a transfer arm 53 for selectively holding the wafers; a transfer robot 52 a for loading and unloading wafers to the processing chamber by moving the transfer arm 53; a horizontal driving part 52 b for horizontally moving the transfer robot; a vertical driving part 52 c for moving the transfer robot up and down; and a controller 52 d for applying a control signal to the transfer robot 52 a, the horizontal driving part 52 b, and the vertical driving part 52 c. The transfer arm 53 further includes a vacuum line 52 e in order to selectively vacuum-absorb wafers 1 placed thereon. The horizontal and vertical movement is indicated by the arrows in FIGS. 5 and 6.
  • The transfer arm 53, as shown in FIG. 5, can be constructed such that one wafer is transferred at a time, but can also be constructed as a 4-arm system, wherein four arms are connectably provided in two layers so as to individually transport four wafers at the same time to the load lock chambers. Such a 4-arm system for transferring four wafers individually at a time, or 2-arm system, 3-arm system, etc., which are employed so as to move 2 or 3 wafers at a time, are well-known to those skilled in the art.
  • Also well-known to those skilled in the art are: the horizontal driving part 52 b, which horizontally moves along a rail or guide rod by using a motor or an air cylinder as a driving source, the vertical driving part 52 c, which moves up and down along a rail or guide rod; the transfer arm 53 and the transfer robot 52 a. Various modifications or alterations of these mechanisms are contemplated within the scope of the present invention.
  • The multi-chamber system for manufacturing semiconductor devices as shown in FIG. 6 is constructed in such a manner that a cassette 41 having a plurality of wafers 1 stacked therein is mounted on the cassette stage 42, and the horizontal driving part 52 b and the vertical driving part 52 c of the transfer mechanism 52 are driven on receipt of the control signal from a controller 52 d so as to control the movement of the transfer robot 52 a toward the wafers 1 inside the cassette 41.
  • In operation, the transfer mechanism 52 accesses the wafer 1, the transfer robot 52 a receives the control signal from the controller 52 d, and then makes the transfer arm 53 contact the wafers 1. The transfer arm 53 having the vacuum line 52 e vacuum-absorbs the wafers 1 to one side of the transfer arm 53.
  • When the wafer 1 fixed on the transfer arm 53 is to be moved to a specific processing chamber 45 disposed in the first chamber layer, the wafer 1 is first moved to the load lock chamber 43 connected to the specific chamber 45 in the first chamber layer by the horizontal driving part 52 b under control from the controller 52 d.
  • At this time, the gate 46 of the load lock chamber 43 facing the transfer path 100 is opened, and the transfer arm 53 of the transfer mechanism 52 is inserted. Then the vacuum pressure of the vacuum line 52 e is shut off, and the wafer 1 is mounted on the transfer arm 54 inside the load lock chamber 43.
  • The transfer arm 53 of the transfer mechanism 52 exits the load lock chamber 43, and the gate 46 is then closed. Then, the vacuum pressure generator 43′ of the load lock chamber 43 is operated so as to place the inside of the load lock chamber 43 into a low vacuum state.
  • After the load lock chamber 43 reaches a certain low vacuum level, the gate (e.g., gate 47) of the load lock chamber 43 facing the processing chamber 45 is opened, and the inner transfer device 44 of the load lock chamber 43 transfers the wafers mounted on the transfer arm 54 into the processing chamber 45.
  • While vacuum absorption of the wafer at this stage is difficult because of the low vacuum pressure state in the load lock chamber 43, the small space within the load lock chamber 43 is not as wide as in the conventional one, so that it takes just a short time for the transfer arm 54 to mount the wafers in the processing chamber 45, even at the low speed.
  • Then the transfer arm 54 exits the processing chamber 45, the gate 47 is closed, and the vacuum pressure generator 45′ in the processing chamber 45 is operated, thereby forming a high vacuum inside the processing chamber 45, after which the etching process is carried out.
  • Meanwhile, if the wafers 1 are to be moved to a specific processing chamber 45 on the second chamber layer, the controller 52 d controls both the horizontal driving part 52 b and the vertical driving part 52 c so as to transfer the wafers 1 to the load lock chamber 43 connected to the specific processing chamber 45 on the second chamber layer.
  • The wafers 1 are moved up while vacuum absorbed by the transfer arm 53 of the transfer robot 52 a, and are inserted into the load lock chamber 43. The subsequent steps are the same as described above for a processing chamber on the first layer.
  • When the wafers have been transferred and loaded into a plurality of processing chambers 45, corresponding processes are carried out in the respective processing chambers, and the wafers are unloaded in order of process completion. Then, the wafers are transferred to the cassette stage 42 or transferred to a specific processing chamber on a specific layer upon receipt of a control signal from the controller 52 d.
  • When a 4-arm system is installed on the transfer mechanism 52, the transfer mechanism 52 picks up four wafers from the cassette and places two wafers into each of two load lock chambers 43 connected to specific processing chambers. When the inner transfer device 44 and the transfer arm 54 are constructed with a 2-arm system, two wafers are picked up and transferred, one each into two processing chambers. After processing, two or one wafer is transferred from the processing chamber to the transfer mechanism 52 so as to carry out a post-process step.
  • In another aspect of the present invention as shown in FIG. 7, a multi-chamber system of an etching facility for manufacturing semiconductor devices comprises: a first cassette stage 60 for mounting a cassette containing unprocessed wafers; a second cassette stage 70 for mounting a cassette containing processed wafers; a plurality of processing chambers 45 aligned on both sides of a rectangular-shaped transfer path 100, the processing chambers being arranged in parallel in a multi-layered path for wafers, and for carrying out processing of wafers; and a transfer mechanism 52 installed in the path allowing for vertical/horizontal reciprocal movement, and including a transfer robot for transferring wafers mounted on the first cassette stage 60 to the plurality of processing chambers 45, and for transferring wafers into the second cassette stage 70 after processing.
  • This embodiment is constructed such that the wafers passing through all of the processing detailed above in the description of the first embodiment are stacked on the second cassette stage 70, and such that the multi-chamber system is easily connected to other processing facilities 20 as shown in FIG. 8.
  • Referring to FIG. 8, wafers are supplied into the multi-chamber system through the first cassette stage 60 installed in the front of the facility, and pass through a plurality of processes in the plurality of processing chambers 45, and are stacked on the second cassette stage 70 on the back side of the facility. Then, wafers are moved to another facility 20 by an automatic transfer part of the other facility 20, pass through processing therein, are transferred into the side of a second facility 20′, pass through that facility 20′, and are stacked on the cassette stage of the second facility 20′ on the right side of the multi-chamber system.
  • Therefore, unlike the conventional case, wherein all cassette stages are provided on the front sides of the facility, therefore requiring a supplementary cassette transfer car in order to transport the cassette between facilities, the necessity for a supplementary cassette transfer means for transporting cassettes between facilities is reduced according to the present invention.
  • In addition, as shown in FIG. 9, the number of processing chambers 45 can be increased, and the transfer path 100 extended, so that more processing chambers 45 and load lock chambers 43 are aligned on both sides of the transfer path 100.
  • When the length of the transfer path 100 is extended, a first transfer mechanism 62 and a second transfer mechanism 72 can be installed, wherein the transfer from one to the other is possible.
  • Therefore, unlike the conventional multi-chamber system, the number of processing chambers can be increased without changing the width of the facility. However, there are limitations in the length of the facility and the facility control, etc.
  • According to a third embodiment of the present invention, as shown in FIG. 10, a multi-chamber system of an etching facility for manufacturing semiconductor devices comprises: a cassette stage 42 for mounting a cassette having wafers stacked thereon; a plurality of processing chambers 45 aligned along one side of a transfer path 100, the processing chambers being arranged in multi-layers for carrying out wafer processing; and a transfer mechanism 52 provided in the transfer path 100 for loading and unloading wafers into the plurality of processing chambers using vertical and horizontal movement. The processing chambers 45 and the load lock chambers 43, which are stand-by areas for wafers, are aligned on only one side of the transfer path 100.
  • As above, each load lock chamber 43 comprises: a transfer arm for transferring wafers from the transfer mechanism 52 to the processing chamber; an inner transfer device for transferring the transfer arm; a gate confronting the transfer path and another gate confronting the processing chamber, which are selectively opened and closed to allow passage of the wafers.
  • The transfer mechanism 52 of the third embodiment of the present invention, unlike the first and the second embodiments of the present invention, loads the wafers on the first cassette stage 60 in only one direction after horizontally-rotating 90 degrees while vacuum-absorbing the wafers, because the processing chambers 45 and the load lock chambers 43 are aligned along only one side.
  • The transfer mechanism 52 transports unprocessed wafers stacked on the cassette mounted on the first cassette stage 60 to the processing chamber 45, and after processing, transports the wafers from the processing chamber to the second cassette stage 70, which is located for easy transfer to subsequent processes.
  • That is, as shown in FIG. 10, the second cassette stage 70 is displaced on the opposite side of the transfer path from the processing chambers 45 and the load lock chambers 43, so that the wafers after one process are easily transported to subsequent processes.
  • Therefore, according to the third embodiment of the present invention, the efficiency of space usage is increased by applying the multi-chamber system of the present invention to the rest of the space in the cleanroom after installing various facilities with various shapes and volumes.
  • Accordingly, in the multi-chamber system of an etching facility for manufacturing semiconductor devices, a plurality of processing chambers are aligned in parallel and with multi-layers, thereby greatly reducing the space, width and volume of the facility. Further, the expenses for the facilities and installation can be minimized by reducing the space requiring a vacuum state, and the connection with other processing facilities is easy, such that the efficiency of space usage is improved thereby increasing the transportation speed of wafers.
  • In the accompanying drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.
  • It will be apparent to those skilled in the art that various modifications and variations of the present invention can be made without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this invention provided they come within the scope of the appended claims and their equivalents.

Claims (5)

1-4. (canceled)
5. A method of manufacturing semiconductor devices in a multi-chamber wafer processing system, comprising:
providing a first wafer on a cassette stage;
maintaining a rectangular wafer transfer path that is adjacent to and separate from the cassette stage without a vacuum, the transfer path providing space for transportation of the first wafer;
transferring the first wafer through the transfer path using a transfer mechanism located in the rectangular wafer transfer path from the cassette stage to a load lock chamber that is adjacent to the wafer transfer path, the load lock chamber aligned in parallel with a long side of the transfer path;
providing a low vacuum pressure in the load lock chamber;
transferring the first wafer from the load lock chamber directly to one of a plurality of processing chambers adjacent to the load lock chamber using a transfer arm installed in the load lock chamber;
etching the first wafer in the one of a plurality of processing chambers;
transferring the first wafer from the one of a plurality of processing chambers to the load lock chamber using the transfer arm; and
transferring the first wafer in the direction opposite to the one of the processing chambers through the wafer transfer path without a vacuum using the transfer mechanism,
wherein the load lock chamber is configured to receive a plurality of wafers from the transfer mechanism.
6. The method of claim 5, further comprising verifying a high vacuum pressure in the one of the plurality of processing chambers before etching the first wafer.
7. The method of claim 5, wherein the processing chambers are aligned in parallel with the long side of the wafer transfer path.
8. The method of claim 5, further comprising transferring a second wafer from the cassette stage to an area next to the first wafer by the transfer mechanism through the rectangular wafer transfer path, the rectangular wafer transfer path providing a space for transportation of the second wafer without a vacuum between the cassette stage and the load lock chamber, the first and second wafers being aligned to the rectangular wafer transfer path in parallel.
US12/425,426 1998-04-21 2009-04-17 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing Abandoned US20090203211A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/425,426 US20090203211A1 (en) 1998-04-21 2009-04-17 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US12/512,106 US7776226B2 (en) 1998-04-21 2009-07-30 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
KR1019980014228A KR100265287B1 (en) 1998-04-21 1998-04-21 Multi-chamber system for etching equipment for manufacturing semiconductor device
KR1998-14228 1998-04-21
US09/237,229 US6503365B1 (en) 1998-04-21 1999-01-26 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US10/298,605 US6930050B2 (en) 1998-04-21 2002-11-19 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US11/167,175 US20050236092A1 (en) 1998-04-21 2005-06-28 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US12/425,426 US20090203211A1 (en) 1998-04-21 2009-04-17 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/167,175 Continuation US20050236092A1 (en) 1998-04-21 2005-06-28 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/512,106 Continuation US7776226B2 (en) 1998-04-21 2009-07-30 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing

Publications (1)

Publication Number Publication Date
US20090203211A1 true US20090203211A1 (en) 2009-08-13

Family

ID=19536537

Family Applications (5)

Application Number Title Priority Date Filing Date
US09/237,229 Expired - Lifetime US6503365B1 (en) 1998-04-21 1999-01-26 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US10/298,605 Expired - Lifetime US6930050B2 (en) 1998-04-21 2002-11-19 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US11/167,175 Abandoned US20050236092A1 (en) 1998-04-21 2005-06-28 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US12/425,426 Abandoned US20090203211A1 (en) 1998-04-21 2009-04-17 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US12/512,106 Expired - Fee Related US7776226B2 (en) 1998-04-21 2009-07-30 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US09/237,229 Expired - Lifetime US6503365B1 (en) 1998-04-21 1999-01-26 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US10/298,605 Expired - Lifetime US6930050B2 (en) 1998-04-21 2002-11-19 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
US11/167,175 Abandoned US20050236092A1 (en) 1998-04-21 2005-06-28 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/512,106 Expired - Fee Related US7776226B2 (en) 1998-04-21 2009-07-30 Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing

Country Status (5)

Country Link
US (5) US6503365B1 (en)
JP (3) JPH11307614A (en)
KR (1) KR100265287B1 (en)
DE (2) DE19964479B4 (en)
TW (1) TW502284B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9312153B2 (en) 2010-08-06 2016-04-12 Tokyo Electron Limited Substrate processing system, transfer module, substrate processing method, and method for manufacturing semiconductor element

Families Citing this family (383)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100265287B1 (en) 1998-04-21 2000-10-02 윤종용 Multi-chamber system for etching equipment for manufacturing semiconductor device
JP4330703B2 (en) * 1999-06-18 2009-09-16 東京エレクトロン株式会社 Transport module and cluster system
US6410455B1 (en) * 1999-11-30 2002-06-25 Wafermasters, Inc. Wafer processing system
US6949143B1 (en) * 1999-12-15 2005-09-27 Applied Materials, Inc. Dual substrate loadlock process equipment
US6919001B2 (en) * 2000-05-01 2005-07-19 Intevac, Inc. Disk coating system
KR20030032034A (en) * 2000-09-15 2003-04-23 어플라이드 머티어리얼스, 인코포레이티드 Double dual slot load lock for process equipment
US6790286B2 (en) * 2001-01-18 2004-09-14 Dainippon Screen Mfg. Co. Ltd. Substrate processing apparatus
KR100398877B1 (en) * 2001-05-09 2003-09-19 삼성전자주식회사 Image forming apparatus having structure for preventing noise and vibration of developing device
KR100422467B1 (en) * 2001-05-09 2004-03-12 삼성전자주식회사 semiconductor device manufacturing equipment
US6852194B2 (en) * 2001-05-21 2005-02-08 Tokyo Electron Limited Processing apparatus, transferring apparatus and transferring method
JP4078813B2 (en) * 2001-06-12 2008-04-23 ソニー株式会社 Film forming apparatus and film forming method
US20030022498A1 (en) * 2001-07-27 2003-01-30 Jeong In Kwon CMP system and method for efficiently processing semiconductor wafers
KR100440762B1 (en) * 2001-08-30 2004-07-21 주성엔지니어링(주) Stacked type multi-cluster tool
US7316966B2 (en) * 2001-09-21 2008-01-08 Applied Materials, Inc. Method for transferring substrates in a load lock chamber
JP2003183728A (en) * 2001-12-14 2003-07-03 Jh Corp Vacuum heat-treatment apparatus
KR100454393B1 (en) * 2001-12-18 2004-10-26 코스텍시스템(주) Multi Vertical-type Single wafer-System apparatus for processing semiconductor wafer
JP2003293134A (en) * 2002-04-09 2003-10-15 Tdk Corp System and method for depositing thin film, and method for manufacturing electronic component using the system
JP4619116B2 (en) * 2002-06-21 2011-01-26 アプライド マテリアルズ インコーポレイテッド Transfer chamber for vacuum processing system
US7959395B2 (en) * 2002-07-22 2011-06-14 Brooks Automation, Inc. Substrate processing apparatus
US7988398B2 (en) * 2002-07-22 2011-08-02 Brooks Automation, Inc. Linear substrate transport apparatus
US7575406B2 (en) * 2002-07-22 2009-08-18 Brooks Automation, Inc. Substrate processing apparatus
US8960099B2 (en) * 2002-07-22 2015-02-24 Brooks Automation, Inc Substrate processing apparatus
US20070183871A1 (en) * 2002-07-22 2007-08-09 Christopher Hofmeister Substrate processing apparatus
EP1560944B1 (en) * 2002-11-15 2014-03-05 TEL Solar AG Apparatus for vacuum treating two dimensionally extended substrates and method for manufacturing such substrates
US6939403B2 (en) * 2002-11-19 2005-09-06 Blue29, Llc Spatially-arranged chemical processing station
US6822244B2 (en) * 2003-01-02 2004-11-23 Loma Linda University Medical Center Configuration management and retrieval system for proton beam therapy system
KR100566697B1 (en) * 2003-08-05 2006-04-03 삼성전자주식회사 Multi-chamber system for fabricating semiconductor devices and method of fabricating semiconductor devices using thereof
JP2005101584A (en) * 2003-08-28 2005-04-14 Suss Microtec Test Systems Gmbh Apparatus for inspecting substrate
CN101894779B (en) * 2003-08-29 2013-05-01 交叉自动控制公司 A method and apparatus for semiconductor processing
US7207766B2 (en) * 2003-10-20 2007-04-24 Applied Materials, Inc. Load lock chamber for large area substrate processing system
US8639489B2 (en) * 2003-11-10 2014-01-28 Brooks Automation, Inc. Methods and systems for controlling a semiconductor fabrication process
US10086511B2 (en) 2003-11-10 2018-10-02 Brooks Automation, Inc. Semiconductor manufacturing systems
US8696298B2 (en) * 2003-11-10 2014-04-15 Brooks Automation, Inc. Semiconductor manufacturing process modules
US8639365B2 (en) * 2003-11-10 2014-01-28 Brooks Automation, Inc. Methods and systems for controlling a semiconductor fabrication process
US20070282480A1 (en) * 2003-11-10 2007-12-06 Pannese Patrick D Methods and systems for controlling a semiconductor fabrication process
KR100578134B1 (en) * 2003-11-10 2006-05-10 삼성전자주식회사 Multi chamber system
US7458763B2 (en) * 2003-11-10 2008-12-02 Blueshift Technologies, Inc. Mid-entry load lock for semiconductor handling system
US8313277B2 (en) * 2003-11-10 2012-11-20 Brooks Automation, Inc. Semiconductor manufacturing process modules
US20070269297A1 (en) 2003-11-10 2007-11-22 Meulen Peter V D Semiconductor wafer handling and transport
KR20070008533A (en) 2003-11-10 2007-01-17 블루쉬프트 테크놀로지스, 인코포레이티드. Methods and systems for handling workpieces in a vacuum-based semiconductor handling system
US7274429B2 (en) * 2003-12-10 2007-09-25 Asml Netherlands B.V. Integrated lithographic fabrication cluster
US7784164B2 (en) * 2004-06-02 2010-08-31 Applied Materials, Inc. Electronic device manufacturing chamber method
US20060201074A1 (en) * 2004-06-02 2006-09-14 Shinichi Kurita Electronic device manufacturing chamber and methods of forming the same
TWI298895B (en) * 2004-06-02 2008-07-11 Applied Materials Inc Electronic device manufacturing chamber and methods of forming the same
US7497414B2 (en) * 2004-06-14 2009-03-03 Applied Materials, Inc. Curved slit valve door with flexible coupling
US20060102078A1 (en) * 2004-11-18 2006-05-18 Intevac Inc. Wafer fab
US7611322B2 (en) 2004-11-18 2009-11-03 Intevac, Inc. Processing thin wafers
TWI278416B (en) * 2004-12-09 2007-04-11 Au Optronics Corp Cassette stocker
KR101133090B1 (en) * 2005-03-30 2012-04-04 파나소닉 주식회사 Impurity introduction apparatus and method of impurity introduction
US9099506B2 (en) * 2005-03-30 2015-08-04 Brooks Automation, Inc. Transfer chamber between workstations
US20060273815A1 (en) * 2005-06-06 2006-12-07 Applied Materials, Inc. Substrate support with integrated prober drive
US20070006936A1 (en) * 2005-07-07 2007-01-11 Applied Materials, Inc. Load lock chamber with substrate temperature regulation
US7845891B2 (en) * 2006-01-13 2010-12-07 Applied Materials, Inc. Decoupled chamber body
KR100758298B1 (en) * 2006-03-03 2007-09-12 삼성전자주식회사 Apparatus and method for treating substrates
US8398355B2 (en) * 2006-05-26 2013-03-19 Brooks Automation, Inc. Linearly distributed semiconductor workpiece processing tool
US7665951B2 (en) * 2006-06-02 2010-02-23 Applied Materials, Inc. Multiple slot load lock chamber and method of operation
US7845618B2 (en) 2006-06-28 2010-12-07 Applied Materials, Inc. Valve door with ball coupling
US8741096B2 (en) * 2006-06-29 2014-06-03 Wonik Ips Co., Ltd. Apparatus for semiconductor processing
KR100829920B1 (en) * 2006-07-25 2008-05-16 세메스 주식회사 Semiconductor manufacturing equipment with multi-storied and method for transferring wafer of the same
US20080025821A1 (en) * 2006-07-25 2008-01-31 Applied Materials, Inc. Octagon transfer chamber
US8124907B2 (en) * 2006-08-04 2012-02-28 Applied Materials, Inc. Load lock chamber with decoupled slit valve door seal compartment
US7738987B2 (en) * 2006-11-28 2010-06-15 Tokyo Electron Limited Device and method for controlling substrate processing apparatus
KR100717990B1 (en) * 2007-01-16 2007-05-14 (주)인터노바 A transportation system for processing semiconductor material
US20080219807A1 (en) * 2007-03-05 2008-09-11 Van Der Meulen Peter Semiconductor manufacturing process modules
US20080251019A1 (en) * 2007-04-12 2008-10-16 Sriram Krishnaswami System and method for transferring a substrate into and out of a reduced volume chamber accommodating multiple substrates
DE102007022431A1 (en) 2007-05-09 2008-11-13 Leybold Optics Gmbh Plasma-coating assembly for flat surfaces e.g. thin film solar cells has moving electrode and fixed electrode
JP5006122B2 (en) 2007-06-29 2012-08-22 株式会社Sokudo Substrate processing equipment
JP5128918B2 (en) * 2007-11-30 2013-01-23 株式会社Sokudo Substrate processing equipment
US20090162170A1 (en) * 2007-12-19 2009-06-25 Asm Japan K.K. Tandem type semiconductor-processing apparatus
JP5179170B2 (en) 2007-12-28 2013-04-10 株式会社Sokudo Substrate processing equipment
JP5001828B2 (en) 2007-12-28 2012-08-15 株式会社Sokudo Substrate processing equipment
JP5405235B2 (en) * 2008-09-05 2014-02-05 Ntn株式会社 Production equipment and production system
US20100116205A1 (en) 2008-11-07 2010-05-13 Jacob Newman Process equipment architecture
JP4920667B2 (en) * 2008-12-03 2012-04-18 アドヴァンスド・ディスプレイ・プロセス・エンジニアリング・コーポレーション・リミテッド Substrate processing equipment
US7897525B2 (en) * 2008-12-31 2011-03-01 Archers Inc. Methods and systems of transferring, docking and processing substrates
US20100162955A1 (en) * 2008-12-31 2010-07-01 Lawrence Chung-Lai Lei Systems and methods for substrate processing
US8367565B2 (en) * 2008-12-31 2013-02-05 Archers Inc. Methods and systems of transferring, docking and processing substrates
US8110511B2 (en) * 2009-01-03 2012-02-07 Archers Inc. Methods and systems of transferring a substrate to minimize heat loss
US20100162954A1 (en) * 2008-12-31 2010-07-01 Lawrence Chung-Lai Lei Integrated facility and process chamber for substrate processing
US9394608B2 (en) 2009-04-06 2016-07-19 Asm America, Inc. Semiconductor processing reactor and components thereof
KR101146981B1 (en) * 2009-06-02 2012-05-22 삼성모바일디스플레이주식회사 Apparatus of evaporation and control method the same
US8802201B2 (en) 2009-08-14 2014-08-12 Asm America, Inc. Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species
US8602706B2 (en) * 2009-08-17 2013-12-10 Brooks Automation, Inc. Substrate processing apparatus
JP5358366B2 (en) * 2009-09-14 2013-12-04 東京エレクトロン株式会社 Substrate processing apparatus and method
US20130055954A1 (en) * 2010-05-07 2013-03-07 Jeong-Ho Yoo Integrated semiconductor-processing apparatus
CN102569011A (en) * 2010-12-13 2012-07-11 北京北方微电子基地设备工艺研究中心有限责任公司 Wafer treatment system and wafer treatment method
JP5395841B2 (en) * 2011-04-08 2014-01-22 美津濃株式会社 Upper structure of shoes
US9312155B2 (en) 2011-06-06 2016-04-12 Asm Japan K.K. High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules
US10854498B2 (en) 2011-07-15 2020-12-01 Asm Ip Holding B.V. Wafer-supporting device and method for producing same
US20130023129A1 (en) 2011-07-20 2013-01-24 Asm America, Inc. Pressure transmitter for a semiconductor processing environment
US9017481B1 (en) 2011-10-28 2015-04-28 Asm America, Inc. Process feed management for semiconductor substrate processing
TW202203356A (en) * 2012-02-10 2022-01-16 美商布魯克斯自動機械公司 Substrate processing apparatus
US9293317B2 (en) * 2012-09-12 2016-03-22 Lam Research Corporation Method and system related to semiconductor processing equipment
US10714315B2 (en) 2012-10-12 2020-07-14 Asm Ip Holdings B.V. Semiconductor reaction chamber showerhead
JP2014093489A (en) * 2012-11-06 2014-05-19 Tokyo Electron Ltd Substrate processing device
US20160376700A1 (en) 2013-02-01 2016-12-29 Asm Ip Holding B.V. System for treatment of deposition reactor
US20150064911A1 (en) 2013-08-27 2015-03-05 Tokyo Electron Limited Substrate processing method, substrate processing apparatus and storage medium
US10971381B2 (en) 2013-11-04 2021-04-06 Applied Materials, Inc. Transfer chambers with an increased number of sides, semiconductor device manufacturing processing tools, and processing methods
US10683571B2 (en) 2014-02-25 2020-06-16 Asm Ip Holding B.V. Gas supply manifold and method of supplying gases to chamber using same
US10167557B2 (en) 2014-03-18 2019-01-01 Asm Ip Holding B.V. Gas distribution system, reactor including the system, and methods of using the same
US11015245B2 (en) 2014-03-19 2021-05-25 Asm Ip Holding B.V. Gas-phase reactor and system having exhaust plenum and components thereof
US10858737B2 (en) 2014-07-28 2020-12-08 Asm Ip Holding B.V. Showerhead assembly and components thereof
US9890456B2 (en) 2014-08-21 2018-02-13 Asm Ip Holding B.V. Method and system for in situ formation of gas-phase compounds
US9657845B2 (en) 2014-10-07 2017-05-23 Asm Ip Holding B.V. Variable conductance gas distribution apparatus and method
US10941490B2 (en) 2014-10-07 2021-03-09 Asm Ip Holding B.V. Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same
US9818633B2 (en) * 2014-10-17 2017-11-14 Lam Research Corporation Equipment front end module for transferring wafers and method of transferring wafers
US10276355B2 (en) 2015-03-12 2019-04-30 Asm Ip Holding B.V. Multi-zone reactor, system including the reactor, and method of using the same
US10458018B2 (en) 2015-06-26 2019-10-29 Asm Ip Holding B.V. Structures including metal carbide material, devices including the structures, and methods of forming same
US10600673B2 (en) 2015-07-07 2020-03-24 Asm Ip Holding B.V. Magnetic susceptor to baseplate seal
US10211308B2 (en) 2015-10-21 2019-02-19 Asm Ip Holding B.V. NbMC layers
US11139308B2 (en) 2015-12-29 2021-10-05 Asm Ip Holding B.V. Atomic layer deposition of III-V compounds to form V-NAND devices
US10529554B2 (en) 2016-02-19 2020-01-07 Asm Ip Holding B.V. Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches
CN105870008B (en) * 2016-04-18 2018-10-23 武汉华星光电技术有限公司 Etching machines and engraving method
US10865475B2 (en) 2016-04-21 2020-12-15 Asm Ip Holding B.V. Deposition of metal borides and silicides
US10190213B2 (en) 2016-04-21 2019-01-29 Asm Ip Holding B.V. Deposition of metal borides
US10032628B2 (en) 2016-05-02 2018-07-24 Asm Ip Holding B.V. Source/drain performance through conformal solid state doping
US10367080B2 (en) 2016-05-02 2019-07-30 Asm Ip Holding B.V. Method of forming a germanium oxynitride film
US11453943B2 (en) 2016-05-25 2022-09-27 Asm Ip Holding B.V. Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor
JP2018006534A (en) * 2016-06-30 2018-01-11 東京エレクトロン株式会社 Deposition device, deposition method and storage medium
US10612137B2 (en) 2016-07-08 2020-04-07 Asm Ip Holdings B.V. Organic reactants for atomic layer deposition
US9859151B1 (en) 2016-07-08 2018-01-02 Asm Ip Holding B.V. Selective film deposition method to form air gaps
US10714385B2 (en) 2016-07-19 2020-07-14 Asm Ip Holding B.V. Selective deposition of tungsten
KR102532607B1 (en) 2016-07-28 2023-05-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and method of operating the same
US9812320B1 (en) 2016-07-28 2017-11-07 Asm Ip Holding B.V. Method and apparatus for filling a gap
US9887082B1 (en) 2016-07-28 2018-02-06 Asm Ip Holding B.V. Method and apparatus for filling a gap
US10643826B2 (en) 2016-10-26 2020-05-05 Asm Ip Holdings B.V. Methods for thermally calibrating reaction chambers
US11532757B2 (en) 2016-10-27 2022-12-20 Asm Ip Holding B.V. Deposition of charge trapping layers
US10229833B2 (en) 2016-11-01 2019-03-12 Asm Ip Holding B.V. Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10714350B2 (en) 2016-11-01 2020-07-14 ASM IP Holdings, B.V. Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures
US10643904B2 (en) 2016-11-01 2020-05-05 Asm Ip Holdings B.V. Methods for forming a semiconductor device and related semiconductor device structures
US10134757B2 (en) 2016-11-07 2018-11-20 Asm Ip Holding B.V. Method of processing a substrate and a device manufactured by using the method
KR102546317B1 (en) 2016-11-15 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Gas supply unit and substrate processing apparatus including the same
KR20180068582A (en) 2016-12-14 2018-06-22 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11581186B2 (en) 2016-12-15 2023-02-14 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus
US11447861B2 (en) 2016-12-15 2022-09-20 Asm Ip Holding B.V. Sequential infiltration synthesis apparatus and a method of forming a patterned structure
KR102700194B1 (en) 2016-12-19 2024-08-28 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US10269558B2 (en) 2016-12-22 2019-04-23 Asm Ip Holding B.V. Method of forming a structure on a substrate
US10867788B2 (en) 2016-12-28 2020-12-15 Asm Ip Holding B.V. Method of forming a structure on a substrate
US11390950B2 (en) 2017-01-10 2022-07-19 Asm Ip Holding B.V. Reactor system and method to reduce residue buildup during a film deposition process
US10655221B2 (en) 2017-02-09 2020-05-19 Asm Ip Holding B.V. Method for depositing oxide film by thermal ALD and PEALD
US10468261B2 (en) 2017-02-15 2019-11-05 Asm Ip Holding B.V. Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures
US10529563B2 (en) 2017-03-29 2020-01-07 Asm Ip Holdings B.V. Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures
USD876504S1 (en) 2017-04-03 2020-02-25 Asm Ip Holding B.V. Exhaust flow control ring for semiconductor deposition apparatus
KR102457289B1 (en) 2017-04-25 2022-10-21 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10892156B2 (en) 2017-05-08 2021-01-12 Asm Ip Holding B.V. Methods for forming a silicon nitride film on a substrate and related semiconductor device structures
US10770286B2 (en) 2017-05-08 2020-09-08 Asm Ip Holdings B.V. Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures
US12040200B2 (en) 2017-06-20 2024-07-16 Asm Ip Holding B.V. Semiconductor processing apparatus and methods for calibrating a semiconductor processing apparatus
US11306395B2 (en) 2017-06-28 2022-04-19 Asm Ip Holding B.V. Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus
US10685834B2 (en) 2017-07-05 2020-06-16 Asm Ip Holdings B.V. Methods for forming a silicon germanium tin layer and related semiconductor device structures
KR20190009245A (en) 2017-07-18 2019-01-28 에이에스엠 아이피 홀딩 비.브이. Methods for forming a semiconductor device structure and related semiconductor device structures
US10541333B2 (en) 2017-07-19 2020-01-21 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US11018002B2 (en) 2017-07-19 2021-05-25 Asm Ip Holding B.V. Method for selectively depositing a Group IV semiconductor and related semiconductor device structures
US11374112B2 (en) 2017-07-19 2022-06-28 Asm Ip Holding B.V. Method for depositing a group IV semiconductor and related semiconductor device structures
US10590535B2 (en) 2017-07-26 2020-03-17 Asm Ip Holdings B.V. Chemical treatment, deposition and/or infiltration apparatus and method for using the same
US10770336B2 (en) 2017-08-08 2020-09-08 Asm Ip Holding B.V. Substrate lift mechanism and reactor including same
US10692741B2 (en) 2017-08-08 2020-06-23 Asm Ip Holdings B.V. Radiation shield
US10249524B2 (en) 2017-08-09 2019-04-02 Asm Ip Holding B.V. Cassette holder assembly for a substrate cassette and holding member for use in such assembly
US11769682B2 (en) 2017-08-09 2023-09-26 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
US11139191B2 (en) 2017-08-09 2021-10-05 Asm Ip Holding B.V. Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith
USD900036S1 (en) 2017-08-24 2020-10-27 Asm Ip Holding B.V. Heater electrical connector and adapter
US11830730B2 (en) 2017-08-29 2023-11-28 Asm Ip Holding B.V. Layer forming method and apparatus
KR102491945B1 (en) 2017-08-30 2023-01-26 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11056344B2 (en) 2017-08-30 2021-07-06 Asm Ip Holding B.V. Layer forming method
US11295980B2 (en) 2017-08-30 2022-04-05 Asm Ip Holding B.V. Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures
KR102401446B1 (en) 2017-08-31 2022-05-24 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR102630301B1 (en) 2017-09-21 2024-01-29 에이에스엠 아이피 홀딩 비.브이. Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same
US10844484B2 (en) 2017-09-22 2020-11-24 Asm Ip Holding B.V. Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
US10658205B2 (en) 2017-09-28 2020-05-19 Asm Ip Holdings B.V. Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber
US10403504B2 (en) 2017-10-05 2019-09-03 Asm Ip Holding B.V. Method for selectively depositing a metallic film on a substrate
US10319588B2 (en) 2017-10-10 2019-06-11 Asm Ip Holding B.V. Method for depositing a metal chalcogenide on a substrate by cyclical deposition
US10923344B2 (en) 2017-10-30 2021-02-16 Asm Ip Holding B.V. Methods for forming a semiconductor structure and related semiconductor structures
KR102443047B1 (en) 2017-11-16 2022-09-14 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
US10910262B2 (en) 2017-11-16 2021-02-02 Asm Ip Holding B.V. Method of selectively depositing a capping layer structure on a semiconductor device structure
US11022879B2 (en) 2017-11-24 2021-06-01 Asm Ip Holding B.V. Method of forming an enhanced unexposed photoresist layer
CN111316417B (en) 2017-11-27 2023-12-22 阿斯莫Ip控股公司 Storage device for storing wafer cassettes for use with batch ovens
JP7206265B2 (en) 2017-11-27 2023-01-17 エーエスエム アイピー ホールディング ビー.ブイ. Equipment with a clean mini-environment
US10872771B2 (en) 2018-01-16 2020-12-22 Asm Ip Holding B. V. Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures
TWI799494B (en) 2018-01-19 2023-04-21 荷蘭商Asm 智慧財產控股公司 Deposition method
CN111630203A (en) 2018-01-19 2020-09-04 Asm Ip私人控股有限公司 Method for depositing gap filling layer by plasma auxiliary deposition
USD903477S1 (en) 2018-01-24 2020-12-01 Asm Ip Holdings B.V. Metal clamp
US11018047B2 (en) 2018-01-25 2021-05-25 Asm Ip Holding B.V. Hybrid lift pin
USD880437S1 (en) 2018-02-01 2020-04-07 Asm Ip Holding B.V. Gas supply plate for semiconductor manufacturing apparatus
US11081345B2 (en) 2018-02-06 2021-08-03 Asm Ip Holding B.V. Method of post-deposition treatment for silicon oxide film
CN116732497A (en) 2018-02-14 2023-09-12 Asm Ip私人控股有限公司 Method for depositing ruthenium-containing films on substrates by cyclical deposition processes
US10896820B2 (en) 2018-02-14 2021-01-19 Asm Ip Holding B.V. Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process
US10731249B2 (en) 2018-02-15 2020-08-04 Asm Ip Holding B.V. Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus
KR102636427B1 (en) 2018-02-20 2024-02-13 에이에스엠 아이피 홀딩 비.브이. Substrate processing method and apparatus
US10658181B2 (en) 2018-02-20 2020-05-19 Asm Ip Holding B.V. Method of spacer-defined direct patterning in semiconductor fabrication
US10975470B2 (en) 2018-02-23 2021-04-13 Asm Ip Holding B.V. Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment
US11473195B2 (en) 2018-03-01 2022-10-18 Asm Ip Holding B.V. Semiconductor processing apparatus and a method for processing a substrate
US11629406B2 (en) 2018-03-09 2023-04-18 Asm Ip Holding B.V. Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate
US11114283B2 (en) 2018-03-16 2021-09-07 Asm Ip Holding B.V. Reactor, system including the reactor, and methods of manufacturing and using same
KR102646467B1 (en) 2018-03-27 2024-03-11 에이에스엠 아이피 홀딩 비.브이. Method of forming an electrode on a substrate and a semiconductor device structure including an electrode
US11088002B2 (en) 2018-03-29 2021-08-10 Asm Ip Holding B.V. Substrate rack and a substrate processing system and method
US11230766B2 (en) 2018-03-29 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102501472B1 (en) 2018-03-30 2023-02-20 에이에스엠 아이피 홀딩 비.브이. Substrate processing method
US12025484B2 (en) 2018-05-08 2024-07-02 Asm Ip Holding B.V. Thin film forming method
KR102709511B1 (en) 2018-05-08 2024-09-24 에이에스엠 아이피 홀딩 비.브이. Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures
TW202349473A (en) 2018-05-11 2023-12-16 荷蘭商Asm Ip私人控股有限公司 Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures
KR102596988B1 (en) 2018-05-28 2023-10-31 에이에스엠 아이피 홀딩 비.브이. Method of processing a substrate and a device manufactured by the same
TWI840362B (en) 2018-06-04 2024-05-01 荷蘭商Asm Ip私人控股有限公司 Wafer handling chamber with moisture reduction
US11718913B2 (en) 2018-06-04 2023-08-08 Asm Ip Holding B.V. Gas distribution system and reactor system including same
US11286562B2 (en) 2018-06-08 2022-03-29 Asm Ip Holding B.V. Gas-phase chemical reactor and method of using same
KR102568797B1 (en) 2018-06-21 2023-08-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing system
US10797133B2 (en) 2018-06-21 2020-10-06 Asm Ip Holding B.V. Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures
JP2021529254A (en) 2018-06-27 2021-10-28 エーエスエム・アイピー・ホールディング・ベー・フェー Periodic deposition methods for forming metal-containing materials and films and structures containing metal-containing materials
TW202405221A (en) 2018-06-27 2024-02-01 荷蘭商Asm Ip私人控股有限公司 Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material
US10612136B2 (en) 2018-06-29 2020-04-07 ASM IP Holding, B.V. Temperature-controlled flange and reactor system including same
KR102686758B1 (en) 2018-06-29 2024-07-18 에이에스엠 아이피 홀딩 비.브이. Method for depositing a thin film and manufacturing a semiconductor device
US10388513B1 (en) 2018-07-03 2019-08-20 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10755922B2 (en) 2018-07-03 2020-08-25 Asm Ip Holding B.V. Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition
US10767789B2 (en) 2018-07-16 2020-09-08 Asm Ip Holding B.V. Diaphragm valves, valve components, and methods for forming valve components
US11053591B2 (en) 2018-08-06 2021-07-06 Asm Ip Holding B.V. Multi-port gas injection system and reactor system including same
US10883175B2 (en) 2018-08-09 2021-01-05 Asm Ip Holding B.V. Vertical furnace for processing substrates and a liner for use therein
US10829852B2 (en) 2018-08-16 2020-11-10 Asm Ip Holding B.V. Gas distribution device for a wafer processing apparatus
US11430674B2 (en) 2018-08-22 2022-08-30 Asm Ip Holding B.V. Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods
KR102707956B1 (en) 2018-09-11 2024-09-19 에이에스엠 아이피 홀딩 비.브이. Method for deposition of a thin film
US11024523B2 (en) 2018-09-11 2021-06-01 Asm Ip Holding B.V. Substrate processing apparatus and method
US11049751B2 (en) 2018-09-14 2021-06-29 Asm Ip Holding B.V. Cassette supply system to store and handle cassettes and processing apparatus equipped therewith
CN110970344B (en) 2018-10-01 2024-10-25 Asmip控股有限公司 Substrate holding apparatus, system comprising the same and method of using the same
US11232963B2 (en) 2018-10-03 2022-01-25 Asm Ip Holding B.V. Substrate processing apparatus and method
KR102592699B1 (en) 2018-10-08 2023-10-23 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same
US10847365B2 (en) 2018-10-11 2020-11-24 Asm Ip Holding B.V. Method of forming conformal silicon carbide film by cyclic CVD
US10811256B2 (en) 2018-10-16 2020-10-20 Asm Ip Holding B.V. Method for etching a carbon-containing feature
KR102605121B1 (en) 2018-10-19 2023-11-23 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
KR102546322B1 (en) 2018-10-19 2023-06-21 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus and substrate processing method
USD948463S1 (en) 2018-10-24 2022-04-12 Asm Ip Holding B.V. Susceptor for semiconductor substrate supporting apparatus
US11087997B2 (en) 2018-10-31 2021-08-10 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
KR20200051105A (en) 2018-11-02 2020-05-13 에이에스엠 아이피 홀딩 비.브이. Substrate support unit and substrate processing apparatus including the same
US11572620B2 (en) 2018-11-06 2023-02-07 Asm Ip Holding B.V. Methods for selectively depositing an amorphous silicon film on a substrate
US11031242B2 (en) 2018-11-07 2021-06-08 Asm Ip Holding B.V. Methods for depositing a boron doped silicon germanium film
US10818758B2 (en) 2018-11-16 2020-10-27 Asm Ip Holding B.V. Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures
US10847366B2 (en) 2018-11-16 2020-11-24 Asm Ip Holding B.V. Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process
US10559458B1 (en) 2018-11-26 2020-02-11 Asm Ip Holding B.V. Method of forming oxynitride film
US12040199B2 (en) 2018-11-28 2024-07-16 Asm Ip Holding B.V. Substrate processing apparatus for processing substrates
US11217444B2 (en) 2018-11-30 2022-01-04 Asm Ip Holding B.V. Method for forming an ultraviolet radiation responsive metal oxide-containing film
KR102636428B1 (en) 2018-12-04 2024-02-13 에이에스엠 아이피 홀딩 비.브이. A method for cleaning a substrate processing apparatus
US11158513B2 (en) 2018-12-13 2021-10-26 Asm Ip Holding B.V. Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures
JP7504584B2 (en) 2018-12-14 2024-06-24 エーエスエム・アイピー・ホールディング・ベー・フェー Method and system for forming device structures using selective deposition of gallium nitride - Patents.com
TW202405220A (en) 2019-01-17 2024-02-01 荷蘭商Asm Ip 私人控股有限公司 Methods of forming a transition metal containing film on a substrate by a cyclical deposition process
TWI756590B (en) 2019-01-22 2022-03-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
CN111524788B (en) 2019-02-01 2023-11-24 Asm Ip私人控股有限公司 Method for topologically selective film formation of silicon oxide
KR102626263B1 (en) 2019-02-20 2024-01-16 에이에스엠 아이피 홀딩 비.브이. Cyclical deposition method including treatment step and apparatus for same
US11482533B2 (en) 2019-02-20 2022-10-25 Asm Ip Holding B.V. Apparatus and methods for plug fill deposition in 3-D NAND applications
TWI845607B (en) 2019-02-20 2024-06-21 荷蘭商Asm Ip私人控股有限公司 Cyclical deposition method and apparatus for filling a recess formed within a substrate surface
TW202044325A (en) 2019-02-20 2020-12-01 荷蘭商Asm Ip私人控股有限公司 Method of filling a recess formed within a surface of a substrate, semiconductor structure formed according to the method, and semiconductor processing apparatus
TWI842826B (en) 2019-02-22 2024-05-21 荷蘭商Asm Ip私人控股有限公司 Substrate processing apparatus and method for processing substrate
KR20200108242A (en) 2019-03-08 2020-09-17 에이에스엠 아이피 홀딩 비.브이. Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer
KR20200108243A (en) 2019-03-08 2020-09-17 에이에스엠 아이피 홀딩 비.브이. Structure Including SiOC Layer and Method of Forming Same
KR20200108248A (en) 2019-03-08 2020-09-17 에이에스엠 아이피 홀딩 비.브이. STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME
JP2020167398A (en) 2019-03-28 2020-10-08 エーエスエム・アイピー・ホールディング・ベー・フェー Door opener and substrate processing apparatus provided therewith
KR20200116855A (en) 2019-04-01 2020-10-13 에이에스엠 아이피 홀딩 비.브이. Method of manufacturing semiconductor device
US11447864B2 (en) 2019-04-19 2022-09-20 Asm Ip Holding B.V. Layer forming method and apparatus
KR20200125453A (en) 2019-04-24 2020-11-04 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system and method of using same
KR20200130121A (en) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. Chemical source vessel with dip tube
KR20200130118A (en) 2019-05-07 2020-11-18 에이에스엠 아이피 홀딩 비.브이. Method for Reforming Amorphous Carbon Polymer Film
KR20200130652A (en) 2019-05-10 2020-11-19 에이에스엠 아이피 홀딩 비.브이. Method of depositing material onto a surface and structure formed according to the method
JP2020188255A (en) 2019-05-16 2020-11-19 エーエスエム アイピー ホールディング ビー.ブイ. Wafer boat handling device, vertical batch furnace, and method
JP2020188254A (en) 2019-05-16 2020-11-19 エーエスエム アイピー ホールディング ビー.ブイ. Wafer boat handling device, vertical batch furnace, and method
USD975665S1 (en) 2019-05-17 2023-01-17 Asm Ip Holding B.V. Susceptor shaft
USD947913S1 (en) 2019-05-17 2022-04-05 Asm Ip Holding B.V. Susceptor shaft
USD935572S1 (en) 2019-05-24 2021-11-09 Asm Ip Holding B.V. Gas channel plate
USD922229S1 (en) 2019-06-05 2021-06-15 Asm Ip Holding B.V. Device for controlling a temperature of a gas supply unit
KR20200141003A (en) 2019-06-06 2020-12-17 에이에스엠 아이피 홀딩 비.브이. Gas-phase reactor system including a gas detector
KR20200143254A (en) 2019-06-11 2020-12-23 에이에스엠 아이피 홀딩 비.브이. Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method
USD944946S1 (en) 2019-06-14 2022-03-01 Asm Ip Holding B.V. Shower plate
USD931978S1 (en) 2019-06-27 2021-09-28 Asm Ip Holding B.V. Showerhead vacuum transport
KR20210005515A (en) 2019-07-03 2021-01-14 에이에스엠 아이피 홀딩 비.브이. Temperature control assembly for substrate processing apparatus and method of using same
JP7499079B2 (en) 2019-07-09 2024-06-13 エーエスエム・アイピー・ホールディング・ベー・フェー Plasma device using coaxial waveguide and substrate processing method
CN112216646A (en) 2019-07-10 2021-01-12 Asm Ip私人控股有限公司 Substrate supporting assembly and substrate processing device comprising same
CN112216623B (en) * 2019-07-10 2022-12-23 长鑫存储技术有限公司 Etching machine and control method thereof
KR20210010307A (en) 2019-07-16 2021-01-27 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR20210010816A (en) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Radical assist ignition plasma system and method
KR20210010820A (en) 2019-07-17 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Methods of forming silicon germanium structures
US11643724B2 (en) 2019-07-18 2023-05-09 Asm Ip Holding B.V. Method of forming structures using a neutral beam
TWI839544B (en) 2019-07-19 2024-04-21 荷蘭商Asm Ip私人控股有限公司 Method of forming topology-controlled amorphous carbon polymer film
KR20210010817A (en) 2019-07-19 2021-01-28 에이에스엠 아이피 홀딩 비.브이. Method of Forming Topology-Controlled Amorphous Carbon Polymer Film
CN112309843A (en) 2019-07-29 2021-02-02 Asm Ip私人控股有限公司 Selective deposition method for achieving high dopant doping
CN112309900A (en) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 Substrate processing apparatus
CN112309899A (en) 2019-07-30 2021-02-02 Asm Ip私人控股有限公司 Substrate processing apparatus
US11227782B2 (en) 2019-07-31 2022-01-18 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587815B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
US11587814B2 (en) 2019-07-31 2023-02-21 Asm Ip Holding B.V. Vertical batch furnace assembly
CN112323048B (en) 2019-08-05 2024-02-09 Asm Ip私人控股有限公司 Liquid level sensor for chemical source container
USD965524S1 (en) 2019-08-19 2022-10-04 Asm Ip Holding B.V. Susceptor support
USD965044S1 (en) 2019-08-19 2022-09-27 Asm Ip Holding B.V. Susceptor shaft
JP2021031769A (en) 2019-08-21 2021-03-01 エーエスエム アイピー ホールディング ビー.ブイ. Production apparatus of mixed gas of film deposition raw material and film deposition apparatus
USD940837S1 (en) 2019-08-22 2022-01-11 Asm Ip Holding B.V. Electrode
KR20210024423A (en) 2019-08-22 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for forming a structure with a hole
USD979506S1 (en) 2019-08-22 2023-02-28 Asm Ip Holding B.V. Insulator
USD930782S1 (en) 2019-08-22 2021-09-14 Asm Ip Holding B.V. Gas distributor
USD949319S1 (en) 2019-08-22 2022-04-19 Asm Ip Holding B.V. Exhaust duct
US11286558B2 (en) 2019-08-23 2022-03-29 Asm Ip Holding B.V. Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film
KR20210024420A (en) 2019-08-23 2021-03-05 에이에스엠 아이피 홀딩 비.브이. Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane
KR20210029090A (en) 2019-09-04 2021-03-15 에이에스엠 아이피 홀딩 비.브이. Methods for selective deposition using a sacrificial capping layer
KR20210029663A (en) 2019-09-05 2021-03-16 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
US11562901B2 (en) 2019-09-25 2023-01-24 Asm Ip Holding B.V. Substrate processing method
CN112593212B (en) 2019-10-02 2023-12-22 Asm Ip私人控股有限公司 Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process
KR20210042810A (en) 2019-10-08 2021-04-20 에이에스엠 아이피 홀딩 비.브이. Reactor system including a gas distribution assembly for use with activated species and method of using same
TWI846953B (en) 2019-10-08 2024-07-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
KR20210043460A (en) 2019-10-10 2021-04-21 에이에스엠 아이피 홀딩 비.브이. Method of forming a photoresist underlayer and structure including same
US12009241B2 (en) 2019-10-14 2024-06-11 Asm Ip Holding B.V. Vertical batch furnace assembly with detector to detect cassette
TWI834919B (en) 2019-10-16 2024-03-11 荷蘭商Asm Ip私人控股有限公司 Method of topology-selective film formation of silicon oxide
US11637014B2 (en) 2019-10-17 2023-04-25 Asm Ip Holding B.V. Methods for selective deposition of doped semiconductor material
KR20210047808A (en) 2019-10-21 2021-04-30 에이에스엠 아이피 홀딩 비.브이. Apparatus and methods for selectively etching films
KR20210050453A (en) 2019-10-25 2021-05-07 에이에스엠 아이피 홀딩 비.브이. Methods for filling a gap feature on a substrate surface and related semiconductor structures
US11646205B2 (en) 2019-10-29 2023-05-09 Asm Ip Holding B.V. Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same
KR20210054983A (en) 2019-11-05 2021-05-14 에이에스엠 아이피 홀딩 비.브이. Structures with doped semiconductor layers and methods and systems for forming same
US11501968B2 (en) 2019-11-15 2022-11-15 Asm Ip Holding B.V. Method for providing a semiconductor device with silicon filled gaps
KR20210062561A (en) 2019-11-20 2021-05-31 에이에스엠 아이피 홀딩 비.브이. Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure
CN112951697A (en) 2019-11-26 2021-06-11 Asm Ip私人控股有限公司 Substrate processing apparatus
US11450529B2 (en) 2019-11-26 2022-09-20 Asm Ip Holding B.V. Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface
CN112885692A (en) 2019-11-29 2021-06-01 Asm Ip私人控股有限公司 Substrate processing apparatus
CN112885693A (en) 2019-11-29 2021-06-01 Asm Ip私人控股有限公司 Substrate processing apparatus
JP7527928B2 (en) 2019-12-02 2024-08-05 エーエスエム・アイピー・ホールディング・ベー・フェー Substrate processing apparatus and substrate processing method
KR20210070898A (en) 2019-12-04 2021-06-15 에이에스엠 아이피 홀딩 비.브이. Substrate processing apparatus
KR20210078405A (en) 2019-12-17 2021-06-28 에이에스엠 아이피 홀딩 비.브이. Method of forming vanadium nitride layer and structure including the vanadium nitride layer
US11527403B2 (en) 2019-12-19 2022-12-13 Asm Ip Holding B.V. Methods for filling a gap feature on a substrate surface and related semiconductor structures
JP2021109175A (en) 2020-01-06 2021-08-02 エーエスエム・アイピー・ホールディング・ベー・フェー Gas supply assembly, components thereof, and reactor system including the same
JP2021111783A (en) 2020-01-06 2021-08-02 エーエスエム・アイピー・ホールディング・ベー・フェー Channeled lift pin
US11993847B2 (en) 2020-01-08 2024-05-28 Asm Ip Holding B.V. Injector
KR20210093163A (en) 2020-01-16 2021-07-27 에이에스엠 아이피 홀딩 비.브이. Method of forming high aspect ratio features
KR102675856B1 (en) 2020-01-20 2024-06-17 에이에스엠 아이피 홀딩 비.브이. Method of forming thin film and method of modifying surface of thin film
TW202130846A (en) 2020-02-03 2021-08-16 荷蘭商Asm Ip私人控股有限公司 Method of forming structures including a vanadium or indium layer
TW202146882A (en) 2020-02-04 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Method of verifying an article, apparatus for verifying an article, and system for verifying a reaction chamber
US11776846B2 (en) 2020-02-07 2023-10-03 Asm Ip Holding B.V. Methods for depositing gap filling fluids and related systems and devices
US11781243B2 (en) 2020-02-17 2023-10-10 Asm Ip Holding B.V. Method for depositing low temperature phosphorous-doped silicon
TW202203344A (en) 2020-02-28 2022-01-16 荷蘭商Asm Ip控股公司 System dedicated for parts cleaning
KR20210116240A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. Substrate handling device with adjustable joints
KR20210116249A (en) 2020-03-11 2021-09-27 에이에스엠 아이피 홀딩 비.브이. lockout tagout assembly and system and method of using same
KR20210117157A (en) 2020-03-12 2021-09-28 에이에스엠 아이피 홀딩 비.브이. Method for Fabricating Layer Structure Having Target Topological Profile
KR20210124042A (en) 2020-04-02 2021-10-14 에이에스엠 아이피 홀딩 비.브이. Thin film forming method
TW202146689A (en) 2020-04-03 2021-12-16 荷蘭商Asm Ip控股公司 Method for forming barrier layer and method for manufacturing semiconductor device
TW202145344A (en) 2020-04-08 2021-12-01 荷蘭商Asm Ip私人控股有限公司 Apparatus and methods for selectively etching silcon oxide films
KR20210128343A (en) 2020-04-15 2021-10-26 에이에스엠 아이피 홀딩 비.브이. Method of forming chromium nitride layer and structure including the chromium nitride layer
US11821078B2 (en) 2020-04-15 2023-11-21 Asm Ip Holding B.V. Method for forming precoat film and method for forming silicon-containing film
US11996289B2 (en) 2020-04-16 2024-05-28 Asm Ip Holding B.V. Methods of forming structures including silicon germanium and silicon layers, devices formed using the methods, and systems for performing the methods
KR20210132605A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Vertical batch furnace assembly comprising a cooling gas supply
KR20210132600A (en) 2020-04-24 2021-11-04 에이에스엠 아이피 홀딩 비.브이. Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element
JP2021172884A (en) 2020-04-24 2021-11-01 エーエスエム・アイピー・ホールディング・ベー・フェー Method of forming vanadium nitride-containing layer and structure comprising vanadium nitride-containing layer
KR20210134226A (en) 2020-04-29 2021-11-09 에이에스엠 아이피 홀딩 비.브이. Solid source precursor vessel
KR20210134869A (en) 2020-05-01 2021-11-11 에이에스엠 아이피 홀딩 비.브이. Fast FOUP swapping with a FOUP handler
TW202147543A (en) 2020-05-04 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Semiconductor processing system
KR20210141379A (en) 2020-05-13 2021-11-23 에이에스엠 아이피 홀딩 비.브이. Laser alignment fixture for a reactor system
TW202146699A (en) 2020-05-15 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Method of forming a silicon germanium layer, semiconductor structure, semiconductor device, method of forming a deposition layer, and deposition system
TW202147383A (en) 2020-05-19 2021-12-16 荷蘭商Asm Ip私人控股有限公司 Substrate processing apparatus
KR20210145078A (en) 2020-05-21 2021-12-01 에이에스엠 아이피 홀딩 비.브이. Structures including multiple carbon layers and methods of forming and using same
TW202200837A (en) 2020-05-22 2022-01-01 荷蘭商Asm Ip私人控股有限公司 Reaction system for forming thin film on substrate
TW202201602A (en) 2020-05-29 2022-01-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing device
TW202212620A (en) 2020-06-02 2022-04-01 荷蘭商Asm Ip私人控股有限公司 Apparatus for processing substrate, method of forming film, and method of controlling apparatus for processing substrate
TW202218133A (en) 2020-06-24 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Method for forming a layer provided with silicon
TW202217953A (en) 2020-06-30 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
TW202202649A (en) 2020-07-08 2022-01-16 荷蘭商Asm Ip私人控股有限公司 Substrate processing method
US12106982B2 (en) * 2020-07-15 2024-10-01 SCREEN Holdings Co., Ltd. Substrate processing device
TW202219628A (en) 2020-07-17 2022-05-16 荷蘭商Asm Ip私人控股有限公司 Structures and methods for use in photolithography
TW202204662A (en) 2020-07-20 2022-02-01 荷蘭商Asm Ip私人控股有限公司 Method and system for depositing molybdenum layers
US12040177B2 (en) 2020-08-18 2024-07-16 Asm Ip Holding B.V. Methods for forming a laminate film by cyclical plasma-enhanced deposition processes
US11725280B2 (en) 2020-08-26 2023-08-15 Asm Ip Holding B.V. Method for forming metal silicon oxide and metal silicon oxynitride layers
TW202229601A (en) 2020-08-27 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method of forming patterned structures, method of manipulating mechanical property, device structure, and substrate processing system
USD990534S1 (en) 2020-09-11 2023-06-27 Asm Ip Holding B.V. Weighted lift pin
KR102571741B1 (en) * 2020-09-18 2023-08-25 세메스 주식회사 Apparatus for treating substrate and system for treating substrate with the apparatus
USD1012873S1 (en) 2020-09-24 2024-01-30 Asm Ip Holding B.V. Electrode for semiconductor processing apparatus
US12009224B2 (en) 2020-09-29 2024-06-11 Asm Ip Holding B.V. Apparatus and method for etching metal nitrides
KR20220045900A (en) 2020-10-06 2022-04-13 에이에스엠 아이피 홀딩 비.브이. Deposition method and an apparatus for depositing a silicon-containing material
CN114293174A (en) 2020-10-07 2022-04-08 Asm Ip私人控股有限公司 Gas supply unit and substrate processing apparatus including the same
TW202229613A (en) 2020-10-14 2022-08-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing material on stepped structure
TW202217037A (en) 2020-10-22 2022-05-01 荷蘭商Asm Ip私人控股有限公司 Method of depositing vanadium metal, structure, device and a deposition assembly
TW202223136A (en) 2020-10-28 2022-06-16 荷蘭商Asm Ip私人控股有限公司 Method for forming layer on substrate, and semiconductor processing system
TW202235649A (en) 2020-11-24 2022-09-16 荷蘭商Asm Ip私人控股有限公司 Methods for filling a gap and related systems and devices
KR20220076343A (en) 2020-11-30 2022-06-08 에이에스엠 아이피 홀딩 비.브이. an injector configured for arrangement within a reaction chamber of a substrate processing apparatus
US11946137B2 (en) 2020-12-16 2024-04-02 Asm Ip Holding B.V. Runout and wobble measurement fixtures
TW202226899A (en) 2020-12-22 2022-07-01 荷蘭商Asm Ip私人控股有限公司 Plasma treatment device having matching box
TW202231903A (en) 2020-12-22 2022-08-16 荷蘭商Asm Ip私人控股有限公司 Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate
TW202242184A (en) 2020-12-22 2022-11-01 荷蘭商Asm Ip私人控股有限公司 Precursor capsule, precursor vessel, vapor deposition assembly, and method of loading solid precursor into precursor vessel
USD1023959S1 (en) 2021-05-11 2024-04-23 Asm Ip Holding B.V. Electrode for substrate processing apparatus
USD980813S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas flow control plate for substrate processing apparatus
USD980814S1 (en) 2021-05-11 2023-03-14 Asm Ip Holding B.V. Gas distributor for substrate processing apparatus
USD981973S1 (en) 2021-05-11 2023-03-28 Asm Ip Holding B.V. Reactor wall for substrate processing apparatus
US11598579B2 (en) 2021-07-01 2023-03-07 King Yuan Dar Metal Enterprise Co., Ltd. Continuous working system
USD990441S1 (en) 2021-09-07 2023-06-27 Asm Ip Holding B.V. Gas flow control plate
US20230317478A1 (en) * 2022-03-11 2023-10-05 Applied Materials, Inc. Modular multi-chamber processing tool having link chamber for ultra high vaccum processes
CN114777427B (en) * 2022-05-10 2023-11-17 星恒电源股份有限公司 Drying method for square laminated lithium ion battery cell
KR102510315B1 (en) 2022-12-27 2023-03-15 주식회사 우원기술 Loadlock and semiconductor manufacturing system using the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5445491A (en) * 1991-08-27 1995-08-29 Toshiba Kikai Kabushiki Kaisha Method for multichamber sheet-after-sheet type treatment
US6053980A (en) * 1996-09-26 2000-04-25 Kokusai Electric Co., Ltd. Substrate processing apparatus
US6235634B1 (en) * 1997-10-08 2001-05-22 Applied Komatsu Technology, Inc. Modular substrate processing system

Family Cites Families (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5259881A (en) * 1991-05-17 1993-11-09 Materials Research Corporation Wafer processing cluster tool batch preheating and degassing apparatus
JPS63157870A (en) * 1986-12-19 1988-06-30 Anelva Corp Substrate treatment device
EP0272141B1 (en) * 1986-12-19 1994-03-02 Applied Materials, Inc. Multiple chamber integrated process system
US4951601A (en) * 1986-12-19 1990-08-28 Applied Materials, Inc. Multi-chamber integrated process system
US5292393A (en) 1986-12-19 1994-03-08 Applied Materials, Inc. Multichamber integrated process system
JPH03274746A (en) * 1990-03-24 1991-12-05 Sony Corp Multi-chamber device
JP2644912B2 (en) * 1990-08-29 1997-08-25 株式会社日立製作所 Vacuum processing apparatus and operating method thereof
KR0155172B1 (en) * 1990-10-31 1998-12-01 이노우에 다케시 Plate-like member conveying apparatus
US5685684A (en) * 1990-11-26 1997-11-11 Hitachi, Ltd. Vacuum processing system
US5286296A (en) * 1991-01-10 1994-02-15 Sony Corporation Multi-chamber wafer process equipment having plural, physically communicating transfer means
JPH081923B2 (en) 1991-06-24 1996-01-10 ティーディーケイ株式会社 Clean transfer method and device
KR100230697B1 (en) * 1992-02-18 1999-11-15 이노우에 쥰이치 Reduced-pressure processing
JP3030160B2 (en) * 1992-04-28 2000-04-10 東京エレクトロン株式会社 Vacuum processing equipment
JPH06136669A (en) 1992-10-27 1994-05-17 Yuko Teramura Method for dyeing wool with plant
JP3514391B2 (en) * 1992-11-20 2004-03-31 東京エレクトロン株式会社 Hermetic chamber and pressure control method of hermetic chamber
JPH06188229A (en) * 1992-12-16 1994-07-08 Tokyo Electron Yamanashi Kk Posttreatment of etching
US5431529A (en) * 1992-12-28 1995-07-11 Brooks Automation, Inc. Articulated arm transfer device
US5527390A (en) * 1993-03-19 1996-06-18 Tokyo Electron Kabushiki Treatment system including a plurality of treatment apparatus
JP3654597B2 (en) 1993-07-15 2005-06-02 株式会社ルネサステクノロジ Manufacturing system and manufacturing method
US5565034A (en) * 1993-10-29 1996-10-15 Tokyo Electron Limited Apparatus for processing substrates having a film formed on a surface of the substrate
US5518542A (en) * 1993-11-05 1996-05-21 Tokyo Electron Limited Double-sided substrate cleaning apparatus
JPH07211763A (en) 1994-01-18 1995-08-11 Hitachi Ltd Multichamber device and its control
JPH07297194A (en) * 1994-04-25 1995-11-10 Sony Corp Multichamber apparatus and manufacture of semiconductor device
US6712577B2 (en) * 1994-04-28 2004-03-30 Semitool, Inc. Automated semiconductor processing system
JPH081923A (en) 1994-06-21 1996-01-09 Sanyo Electric Co Ltd Printing method for stereoscopic static image
KR0129582B1 (en) * 1994-06-23 1998-04-06 김주용 Muti-substrate transfrring apparatus
TW295677B (en) 1994-08-19 1997-01-11 Tokyo Electron Co Ltd
TW309503B (en) * 1995-06-27 1997-07-01 Tokyo Electron Co Ltd
JPH0936198A (en) 1995-07-19 1997-02-07 Hitachi Ltd Vacuum processor and semiconductor production line using the processor
KR100310249B1 (en) * 1995-08-05 2001-12-17 엔도 마코토 Substrate Processing Equipment
US5788868A (en) * 1995-09-04 1998-08-04 Dainippon Screen Mfg. Co., Ltd. Substrate transfer method and interface apparatus
JP3218425B2 (en) * 1996-03-25 2001-10-15 東京エレクトロン株式会社 Processing method and processing apparatus
US5765983A (en) * 1996-05-30 1998-06-16 Brooks Automation, Inc. Robot handling apparatus
TW344847B (en) * 1996-08-29 1998-11-11 Tokyo Electron Co Ltd Substrate treatment system, substrate transfer system, and substrate transfer method
KR100234539B1 (en) * 1996-12-24 1999-12-15 윤종용 Etching apparatus for semiconductor device
US6174377B1 (en) * 1997-03-03 2001-01-16 Genus, Inc. Processing chamber for atomic layer deposition processes
JPH1145929A (en) 1997-05-30 1999-02-16 Sharp Corp Plasma processing device
KR19990025706A (en) 1997-09-13 1999-04-06 윤종용 Microcard type package and its manufacturing method
US6722834B1 (en) * 1997-10-08 2004-04-20 Applied Materials, Inc. Robot blade with dual offset wafer supports
US6136211A (en) * 1997-11-12 2000-10-24 Applied Materials, Inc. Self-cleaning etch process
JP2002504744A (en) * 1997-11-28 2002-02-12 マットソン テクノロジイ インコーポレイテッド System and method for handling non-workpieces subjected to vacuum processing with low contamination and high throughput
JPH11312640A (en) 1998-02-25 1999-11-09 Canon Inc Processor and device manufacturing method using the processor
KR100265287B1 (en) * 1998-04-21 2000-10-02 윤종용 Multi-chamber system for etching equipment for manufacturing semiconductor device
US6358128B1 (en) 1999-03-05 2002-03-19 Ebara Corporation Polishing apparatus
US6606210B1 (en) 1999-04-21 2003-08-12 Seagate Technology Llc Intelligent sector recovery algorithm
US20030045098A1 (en) 2001-08-31 2003-03-06 Applied Materials, Inc. Method and apparatus for processing a wafer
JP4220173B2 (en) 2002-03-26 2009-02-04 株式会社日立ハイテクノロジーズ Substrate transport method
US7959395B2 (en) 2002-07-22 2011-06-14 Brooks Automation, Inc. Substrate processing apparatus
US6939403B2 (en) 2002-11-19 2005-09-06 Blue29, Llc Spatially-arranged chemical processing station
JP4272232B2 (en) * 2003-10-08 2009-06-03 セメス・カンパニー・リミテッド Substrate cleaning equipment with multilayer structure
US20070269297A1 (en) * 2003-11-10 2007-11-22 Meulen Peter V D Semiconductor wafer handling and transport
US20060182535A1 (en) 2004-12-22 2006-08-17 Mike Rice Cartesian robot design
JP5265343B2 (en) 2005-04-22 2013-08-14 アプライド マテリアルズ インコーポレイテッド Cartesian robot cluster tool construction
US7628574B2 (en) 2006-03-28 2009-12-08 Arcus Technology, Inc. Apparatus and method for processing substrates using one or more vacuum transfer chamber units
US8398355B2 (en) 2006-05-26 2013-03-19 Brooks Automation, Inc. Linearly distributed semiconductor workpiece processing tool
US20080166210A1 (en) * 2007-01-05 2008-07-10 Applied Materials, Inc. Supinating cartesian robot blade
US20080206022A1 (en) * 2007-02-27 2008-08-28 Smith John M Mult-axis robot arms in substrate vacuum processing tool
US20090056116A1 (en) * 2007-08-07 2009-03-05 Micro Foundry Inc. Integrated miniature device factory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5445491A (en) * 1991-08-27 1995-08-29 Toshiba Kikai Kabushiki Kaisha Method for multichamber sheet-after-sheet type treatment
US6053980A (en) * 1996-09-26 2000-04-25 Kokusai Electric Co., Ltd. Substrate processing apparatus
US6235634B1 (en) * 1997-10-08 2001-05-22 Applied Komatsu Technology, Inc. Modular substrate processing system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9312153B2 (en) 2010-08-06 2016-04-12 Tokyo Electron Limited Substrate processing system, transfer module, substrate processing method, and method for manufacturing semiconductor element

Also Published As

Publication number Publication date
DE19901426B4 (en) 2008-04-03
JP5134575B2 (en) 2013-01-30
DE19964479B4 (en) 2011-03-31
KR19990080759A (en) 1999-11-15
US7776226B2 (en) 2010-08-17
JP2012186506A (en) 2012-09-27
US20050236092A1 (en) 2005-10-27
US6930050B2 (en) 2005-08-16
KR100265287B1 (en) 2000-10-02
JPH11307614A (en) 1999-11-05
JP2007036284A (en) 2007-02-08
US6503365B1 (en) 2003-01-07
US20030073323A1 (en) 2003-04-17
TW502284B (en) 2002-09-11
JP2009147368A (en) 2009-07-02
JP5491579B2 (en) 2014-05-14
US20090291558A1 (en) 2009-11-26
DE19901426A1 (en) 1999-11-04

Similar Documents

Publication Publication Date Title
US7776226B2 (en) Multi-chamber system having compact installation set-up for an etching facility for semiconductor device manufacturing
USRE43023E1 (en) Dual loading port semiconductor processing equipment
US20060026857A1 (en) Multi-chambers system having compact installation set-up for an etching facility for semiconductor device manufacturing
KR100691652B1 (en) Substrate processing apparatus
JP3225344B2 (en) Processing equipment
JP3213748B2 (en) Processing system
US6264705B1 (en) Processing system
WO1999052143A1 (en) Alignment processing mechanism and semiconductor processing device using it
JP3495292B2 (en) Substrate processing equipment
JP3429786B2 (en) Semiconductor manufacturing equipment
JP2873761B2 (en) Semiconductor manufacturing equipment
JP2000124129A (en) Processing apparatus
JP3254584B2 (en) Processing system
KR101039231B1 (en) Apparutus for manufacturing substrate
JP3254148B2 (en) Processing equipment
JP3521388B2 (en) Substrate transfer device and processing system
JP2001168169A (en) Substrate treating system
JP5491579B6 (en) Method for manufacturing semiconductor devices in a multi-chamber system
JP2001189369A (en) Substrate treatment apparatus
JP3512404B2 (en) Vacuum processing apparatus and sample vacuum processing method
JP2007027780A (en) Substrate processing equipment
TW468203B (en) Improved semiconductor manufacturing system
JPH10107112A (en) Measurement system of semiconductor production line
JPH05136245A (en) Semiconductor manufacturing device
JP2001077019A (en) Processing system

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION