US20070158804A1 - Semiconductor device, manufacturing method of semiconductor device, and RFID tag - Google Patents

Semiconductor device, manufacturing method of semiconductor device, and RFID tag Download PDF

Info

Publication number
US20070158804A1
US20070158804A1 US11/650,731 US65073107A US2007158804A1 US 20070158804 A1 US20070158804 A1 US 20070158804A1 US 65073107 A US65073107 A US 65073107A US 2007158804 A1 US2007158804 A1 US 2007158804A1
Authority
US
United States
Prior art keywords
chip
depression
semiconductor device
film
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/650,731
Other languages
English (en)
Inventor
Kunio Hosoya
Saishi Fujikawa
Satohiro Okamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Assigned to SEMICONDUCTOR ENERGY LABORATORY CO., LTD. reassignment SEMICONDUCTOR ENERGY LABORATORY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJIKAWA, SAISHI, HOSOYA, KUNIO, OKAMOTO, SATOSHIRO
Publication of US20070158804A1 publication Critical patent/US20070158804A1/en
Priority to US13/115,432 priority Critical patent/US8404525B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
    • H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
    • H01L2223/64—Impedance arrangements
    • H01L2223/66—High-frequency adaptations
    • H01L2223/6661—High-frequency adaptations for passive devices
    • H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2401—Structure
    • H01L2224/24011—Deposited, e.g. MCM-D type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/2401—Structure
    • H01L2224/2402—Laminated, e.g. MCM-L type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29344—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29355—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/76—Apparatus for connecting with build-up interconnects
    • H01L2224/7615—Means for depositing
    • H01L2224/76151—Means for direct writing
    • H01L2224/76155—Jetting means, e.g. ink jet
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/821—Forming a build-up interconnect
    • H01L2224/82101—Forming a build-up interconnect by additive methods, e.g. direct writing
    • H01L2224/82102—Forming a build-up interconnect by additive methods, e.g. direct writing using jetting, e.g. ink jet
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/95053—Bonding environment
    • H01L2224/95085—Bonding environment being a liquid, e.g. for fluidic self-assembly
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/9512—Aligning the plurality of semiconductor or solid-state bodies
    • H01L2224/95121—Active alignment, i.e. by apparatus steering
    • H01L2224/95122—Active alignment, i.e. by apparatus steering by applying vibration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/9512—Aligning the plurality of semiconductor or solid-state bodies
    • H01L2224/95136—Aligning the plurality of semiconductor or solid-state bodies involving guiding structures, e.g. shape matching, spacers or supporting members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01018—Argon [Ar]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01025—Manganese [Mn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0103—Zinc [Zn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01042—Molybdenum [Mo]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01045—Rhodium [Rh]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01056—Barium [Ba]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01073—Tantalum [Ta]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/10155—Shape being other than a cuboid
    • H01L2924/10158—Shape being other than a cuboid at the passive surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1203—Rectifying Diode
    • H01L2924/12032—Schottky diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12043—Photo diode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12044—OLED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H01L2924/15155—Shape the die mounting substrate comprising a recess for hosting the device the shape of the recess being other than a cuboid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H01L2924/15155—Shape the die mounting substrate comprising a recess for hosting the device the shape of the recess being other than a cuboid
    • H01L2924/15156—Side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance

Definitions

  • the present invention relates to a semiconductor device, a manufacturing method of a semiconductor device, and an RFID tag.
  • wireless chips which transmit and receive data wirelessly have been developed actively.
  • the wireless chips which transmit and receive data are called an RFID (Radio Frequency Identification) tag, an RF tag, an RF chip, a wireless tag, a wireless processor, a wireless memory, an IC (Integrated Circuit) tag, an IC label, an electronic tag, an electronic chip, or the like.
  • Wireless chips for practical use now are wireless chips using a silicon substrate, which are the mainstream.
  • the production cost is a problem when a wireless chip (hereinafter referred to as an RFID tag in this specification) which transmits and receives data wirelessly is put to practical use.
  • the production cost is divided into two types. One is a cost of materials and the other is a processing cost.
  • a flip chip mounting method is often used when an inlet (one in which an IC chip is connected to an antenna and sealed) for an RFID tag is formed.
  • a flip chip mounting method means a method in which each IC chip is picked up and mounted on a film substrate.
  • an IC chip is a package in which an integrated circuit is formed on a silicon substrate, over a glass substrate, or the like.
  • a flip chip mounting method there is a problem in that a yield is reduced but a processing cost is increased when an IC is disposed due to the miniaturization of a production rule, that is, the miniaturization of an IC chip.
  • FSA Fluid Self Assembly
  • an object of the present invention is to provide a semiconductor device which is formed at low cost and has a great versatility, a manufacturing method thereof, and further a semiconductor device with an improved yield, and a manufacturing method thereof.
  • a semiconductor device includes a base including a plurality of depressions having different shapes or sizes, and a plurality of IC chips which are disposed in the depressions and which fit the depressions.
  • a base including a plurality of depressions having different shapes or sizes, and a plurality of IC chips which are disposed in the depressions and which fit the depressions.
  • a semiconductor device includes a base including a plurality of depressions having different shapes or sizes, a plurality of IC chips which are disposed in the depressions and which fit the depressions, a film covering the base and the IC chips, and a wiring formed over the film and electrically connected to the IC chip.
  • one feature of the semiconductor device is that the wiring is formed by a droplet discharging method or a screen printing method, the base is formed of a resin, a part of the plurality of depressions has a protruding portion, and an antenna is included.
  • the IC chip is formed using a silicon substrate, a gallium arsenide substrate, a silicon germanium substrate, an SOI substrate, a quartz substrate, or a glass substrate.
  • An RFID tag can be manufactured using the above-described semiconductor device.
  • a semiconductor device includes a base including a first depression and a second depression which have different shapes or different sizes, a first IC chip which is disposed in the first depression and which fits the first depression, and a second IC chip which is disposed in the second depression and which fits the second depression.
  • the shapes or the sizes of the first IC chip and the second IC chip are different from each other.
  • a semiconductor device includes a base including a first depression and a second depression which have different shapes or different sizes, a first IC chip which is disposed in the first depression and which fits the first depression, a second IC chip which is disposed in the second depression and which fits the second depression, a film covering the base, the first IC chip, and the second IC chip, and a wiring formed over the film, and electrically connected to the first IC chip or the second IC chip.
  • the shapes or the sizes of the first IC chip and the second IC chip are different from each other.
  • one feature of the semiconductor device is that the wiring is formed by a droplet discharging method or a screen printing method, the base is formed of a resin, and an antenna is included.
  • one feature of the semiconductor device is that the base includes a third depression, and the third depression includes a protruding portion in the third depression.
  • one feature of a semiconductor device is that the IC chip is formed using a silicon substrate, a gallium arsenide substrate, a silicon germanium substrate, an SOI substrate, a quartz substrate, or a glass substrate.
  • An RFID tag can be manufactured using the above-described semiconductor device.
  • a semiconductor device is that a plurality of depressions which have different shapes or different sizes in a base are formed, and IC chips which fit the plurality of depressions in liquid are disposed.
  • a semiconductor device is that a plurality of depressions which have different shapes or different sizes are formed in a base, IC chips which fit the depressions are disposed in liquid, a film is formed so as to cover the base and the IC chips, and a wiring electrically connected to the IC chip is formed over the film.
  • a semiconductor device is that a first depression and a second depression which have different shapes or different sizes are formed in a base, a first IC chip which fits the first depression and a second IC chip which fits the second depression are disposed in liquid.
  • the shapes or the sizes of the first IC chip and the second IC chip are different from each other.
  • one feature of the semiconductor device is that the wiring is formed by a droplet discharging method or a screen printing method, and an antenna is included.
  • a semiconductor device is that a first depression having a protruding portion and a second depression are formed in a base, and an IC chip which fits the second depression is disposed in the second depression in liquid. Note that the shape and the size of the second depression are equal to the shape and the size of the first depression excluding the protruding portion.
  • a semiconductor device is that a first depression having a protruding portion and a second depression are formed in a base, a first IC chip which fits the second depression is disposed in the second depression in liquid, the protruding portion of the first depression is removed, a second IC chip which fits the first depression of which the protruding portion is removed is disposed in the first depression of which the protruding portion is removed.
  • the shape and the size of the second depression are equal to the shape and the size of the first depression excluding the protruding portion, and also the shape and the size of the first IC chip are equal to the shape and the second IC chip.
  • a semiconductor device which selectively includes a function in accordance with an application can be manufactured by using a base having a plurality of depressions and IC chips which fit depressions by using the present invention.
  • a semiconductor device can be manufactured by using an existing facility as long as only an IC chip having an additional function may be additionally manufactured in the case where high performance or high efficiency is obtained; therefore, the semiconductor device can be manufactured at lower cost compared to the case where a high-performance IC chip is designed from the beginning.
  • restoration can be easily performed when a defective is generated because a spare depression is formed separately from a normal depression in which an IC chip is disposed on a base.
  • restoration can be easily performed by using a droplet discharging method typified by an ink-jet method.
  • FIGS. 1A to 1E are diagrams showing a manufacturing process of a semiconductor device of the present invention.
  • FIGS. 2A to 2C are diagrams showing a semiconductor device of the present invention.
  • FIGS. 3A to 3C are views showing shapes of semiconductor devices of the present invention.
  • FIGS. 4A to 4E are diagrams showing a manufacturing process of a semiconductor device of the present invention.
  • FIG. 5 is a diagram showing a droplet discharging means which is used in the present invention.
  • FIGS. 6A and 6B are diagrams showing a restoration process of a semiconductor device of the present invention.
  • FIGS. 7A to 7G are diagrams showing a manufacturing process of a semiconductor device of the present invention.
  • FIGS. 8A to 8F are diagrams showing a restoration process of a semiconductor device of the present invention.
  • FIGS. 9A to 9E are diagrams showing a manufacturing process of a semiconductor device of the present invention.
  • FIGS. 10A and 10B are diagrams showing a semiconductor device of the present invention.
  • FIGS. 11A to 11C are diagrams showing a manufacturing process of a semiconductor device of the present invention.
  • FIGS. 12A to 12E are diagrams showing a manufacturing process of a semiconductor device of the present invention.
  • FIGS. 13A and 13B are view showing a semiconductor device of the present invention.
  • FIG. 14 is a diagram showing a circuit configuration of a semiconductor device of the present invention.
  • FIG. 15 is a diagram showing a circuit configuration of a semiconductor device of the present invention.
  • FIGS. 16A to 16F are views showing examples of using a semiconductor device of the present invention.
  • FIGS. 17A and 17B are diagrams showing a manufacturing process of a semiconductor device of the present invention.
  • the present invention can be applied to a semiconductor device which uses any of frequency mode, for example, a long wave band (135 kHz or the like), a short wave band (6.78 MHz, 13.56 MHz, 27.125 MHz, 40.68 MHz, or the like), an ultra-short wave band (433.92 MHz, 869.0 MHz, 915.0 MHz, or the like), a microwave band (2.45 GHz, 5.8 GHz, 24.125 GHz, or the like), or the like without being limited to a specific frequency mode to be used.
  • a semiconductor device which transmits and receives data wirelessly is referred to as an RFID tag.
  • an IC chip is referred to as an integrated circuit formed on a silicon substrate, or an integrated circuit formed over a glass substrate or the like.
  • This embodiment mode describes a manufacturing method of a semiconductor device using a plurality of IC chips, particularly a manufacturing method of an RFID tag with reference to FIGS. 1A to 3C below.
  • a depression 101 and a depression 102 each having an arbitrary shape are formed in a base 100 (see FIG. 1A ).
  • a synthetic resin having flexibility such as plastic which is typified by polyethylene terephthalate (PET), polyethylene naphthalate (PEN), or polyethersulfone (PES), or acrylic can be used.
  • PET polyethylene terephthalate
  • PEN polyethylene naphthalate
  • PES polyethersulfone
  • acrylic acrylic
  • the depression 101 and the depression 102 can be formed using an embossing machine, a punching machine, or the like.
  • the depression 101 and the depression 102 can also be formed using a laser ablation, an FIB (Focused Ion Beam), or the like.
  • the depression 101 and the depression 102 are preferably formed to have different shapes and sizes. This is because IC chips are selectively disposed in accordance with functions when the IC chips are disposed later. It is needless to say that the depressions are not limited to having different shapes and sizes, and the depressions which have only different shapes or only different sizes may be formed as long as they can be selectively disposed.
  • the shape mainly means a shape of an opening or a bottom surface of the depression
  • the size mainly means a size (area or the like) of the opening or the bottom surface of the depression; however, the present invention is not limited to the shape of the opening or the bottom surface and the size of the opening or the bottom surface.
  • depressions may be formed so as to have different shapes or sizes in other parts (e. g., a shape or a size of a side surface) than in a top surface or a bottom surface.
  • a shape or a size of a side surface e.g., a shape or a size of a side surface
  • the number of depressions is not particularly limited, and a required number of depressions may be formed in order to manufacture a semiconductor device having a desired function.
  • the base 100 in which the depression 101 and the depression 102 are formed is dipped into a suspension (also referred to as a slurry) in which IC chips are dispersed in liquid, and an IC chip 103 and an IC chip 104 are disposed in the depression 101 and the depression 102 , respectively (see FIG. 1B ).
  • the IC chip 103 and the IC chip 104 have a shape and a size which fit the depression 101 and the depression 102 , respectively, which are formed in the base 100 .
  • the IC chips and the depressions are formed so that a height “h” of each of the IC chip 103 and the IC chip 104 (see FIG.
  • a size of the IC chip is about 0.5 ⁇ m to 5 mm on a side, which can be used.
  • a manufacturing method of the IC chip 103 and the IC chip 104 is not particularly limited.
  • a silicon (Si) substrate, a silicon germanium (SiGe) substrate, a gallium arsenic (GaAs) substrate, or the like is preferably used.
  • An SOI (Silicon On Insulator) substrate, a quartz substrate, or a glass substrate can also be used.
  • a semiconductor device using a glass substrate is described in detail in Embodiment Mode 5.
  • a material is not particularly limited. As long as a material does not deteriorate IC chips, the material can be used; for example, water, alcohol, fats and oils, or the like can be used. When selecting liquid, specific gravity, viscosity, or the like may be considered, which is more preferable.
  • the suspension in which plural kinds of IC chips are dispersed can be used.
  • a step of dipping the base into the suspension may be performed once.
  • a step of dipping the base into a suspension may be appropriately selected such that the base is dipped into a suspension in which large IC chips are dispersed, and then dipped into a suspension in which small IC chips are dispersed.
  • the shapes and the sizes of the depressions are preferably exclusive to each other.
  • Disposition of an IC chip is performed by gravity applied to the IC chip; however, some kind of external force may be applied for promoting disposition. For example, vibration such as an ultrasonic wave may be applied to the suspension or the base.
  • the suspension is removed at a stage where IC chips are disposed in almost all of depressions by the above-described steps.
  • the phrase “almost all of depressions” refers to about 70 to 100% of the entire depressions for example; however, the phrase “almost all of depressions” is not limited to this because the depressions can be arbitrarily set based on a required throughput, or the like.
  • depressions in which IC chips are not disposed are detected using appropriate detecting means (e. g., a CCD camera) or the like, and IC chips are mechanically disposed using a flip chip mounting method or the like.
  • the removed suspension is collected and recycled.
  • FIGS. 17A and 17B schematically show a state that an IC chip 1703 is disposed in a depression 1701 of a base 1700 .
  • the base 1700 having depressions is dipped into a suspension 1704 in which the IC chips 1703 are dispersed in liquid (see FIG. 17A ), and the IC chip 1703 is disposed in the depression 1701 by gravity (see FIG. 17B ).
  • the IC is not disposed in a depression 1702 ; however, disposition is not limited to this, and different IC chips from the IC chip 1703 may be disposed therein.
  • some kind of external force may be applied besides gravity.
  • a memory, a CPU, an RF circuit, a controller circuit, or the like can be included in a function of the IC chip; however, the function is not limited to them. In addition, one kind or plural kinds of functions may be included in one IC chip.
  • a protective film 105 is provided so as to cover the base 100 , the IC chip 103 , and the IC chip 104 .
  • a method such as thermo compression bonding is used to attach the protective film.
  • a planarizing film may be formed instead of the protective film 105 .
  • the planarizing film can be formed using a material such as photopolymer (photo resist) by a method such as a spin coat method.
  • the protective film 105 is irradiated with a laser beam or an FIB (Focused Ion Beam) or by a mechanical punching process or the like, thereby forming an opening (see FIG. 1C ).
  • This opening is formed on a portion corresponding to an electrode of the IC chip.
  • a planarizing film is formed instead of the protective film 105 , a mask is formed so as to remove the portion corresponding to the electrode of the IC chip, and etching is performed.
  • the opening is formed in the protective film 105 , and then a wiring 106 is formed so as to be electrically connected to the electrode of the IC chip (see FIG. 1D ).
  • a connecting portion using a material such as gold (Au) may be formed in the opening.
  • Silver (Ag) is preferable as a material of the wiring.
  • the material is not limited to this, and a conductive element such as gold (Au), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper (Cu), palladium (Pd), carbon (C), aluminum (Al), manganese (Mn), titanium (Ti), or tantalum (Ta), or an alloy or compound material containing such an element as its main component, or the like can be used.
  • a conductive element such as gold (Au), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper (Cu), palladium (Pd), carbon (C), aluminum (Al), manganese (Mn), titanium (Ti), or tantalum (Ta), or an alloy or compound material containing such an element as its main component, or the like can be used.
  • a base 110 provided with a conductive layer 111 functioning as an antenna is pressure-bonded to the base 100 using an anisotropic conductive material 112 (see FIG. 1E ).
  • an anisotropic conductive paste (ACP) which is heat cured or an anisotropic conductive film (ACF) which is heat cured can be used as the anisotropic conductive material 112 .
  • the anisotropic conductive paste is referred to as a binder layer, and has a structure in which particles (hereinafter referred to as conductive particles) including conductive surfaces are dispersed in a layer containing an adhesive agent as its main component.
  • the anisotropic conductive film has a structure in which conductive particles are dispersed in a thermoset resin film or a thermoplastic resin film. Note that a spherical resin on which nickel (Ni), gold (Au) or the like is plated is used as the conductive particles. In order to prevent electrical short-circuit between the conductive particles at a portion in which an electrically connection is not required, an insulating property containing silica or the like may be mixed. In this embodiment mode, an anisotropic conductive paste is used as the anisotropic conductive material 112 .
  • the conductive layer 111 over the base 110 can be formed by a plasma CVD method, a sputtering method, a printing method, a droplet discharging method, or the like.
  • an element selected from aluminum (Al), titanium (Ti), silver (Ag), or copper (Cu), or an alloy or compound material containing such an element as its main component is used to form the conductive layer 111 in a single layer or a laminated layer.
  • the conductive layer 111 is formed using a paste containing silver by a screen printing method, and then heat treatment is performed at a temperature of 50 to 350° C.
  • an aluminum layer is formed by a sputtering method and the aluminum layer is patterned to form the conductive layer 111 .
  • the patterning of the aluminum layer is preferably performed by a wet etching process, and heat treatment is preferably performed at a temperature of 150 to 300° C. after the wet etching process.
  • a semiconductor device provided with a plurality of IC chips can be formed.
  • FIG. 2A shows a semiconductor device in which an IC chip 201 and an IC chip 202 are disposed on a base 200 .
  • the IC chip 201 and the IC chip 202 are electrically connected to each other through a wiring 203 .
  • a linear shaped antenna 205 is connected to the IC chip 201 through a wiring 204 .
  • the IC chip 201 and the IC chip 202 are shown by dashed lines
  • the antenna 205 is shown by alternate long and short dash lines
  • a base 206 having the antenna 205 is shown by alternate long and two short dashes lines.
  • FIG. 2B shows a semiconductor device having a structure in which four IC chips of an IC chip 211 , an IC chip 212 , an IC chip 213 , and an IC chip 214 are disposed on a base 210 .
  • the IC chips are electrically connected to each other through a wiring 215 .
  • a spiral antenna 216 is connected to the IC chip 212 through the wiring 215 .
  • the IC chip 211 , the IC chip 212 , the IC chip 213 , and the IC chip 214 are shown by dashed lines
  • the antenna 216 is shown by alternate long and short dash lines
  • a base 217 having the antenna 216 is shown by alternate long and two short dashes lines.
  • FIG. 2C shows a relation of the sizes of four IC chips included in the semiconductor device of FIG. 2B .
  • these four IC chips can be disposed at the same time by the above-mentioned method.
  • FIGS. 3A to 3C are examples of shapes of IC chips which can be used in this embodiment mode.
  • a left view of FIG. 3A is a perspective view of an IC chip
  • a right view of FIG. 3A is a top view of the left view of FIG. 3A , which is seen from the direction indicated by arrows.
  • the IC chip shown in FIG. 3A has a square shape in the top view; however, the shape is not limited to this, and the IC chip may have a rectangular shape.
  • Using the shape as shown in FIG. 3A can increase the number of IC chips formed from one wafer.
  • the square shape as shown in FIG. 3A is suitable for an IC chip since it is less subject to the influence of a plane direction of semiconductor crystal. Note that as shown in FIG.
  • an area of a top surface is made larger than that of a lower surface; therefore, up and down directions can be controlled at the time of disposition.
  • an IC chip can be disposed with a surface having an electrode facing up. Note that in this embodiment mode, the top surface in FIG. 3A is disposed such that it faces the bottom surface side of the depression.
  • a left view is a perspective view of an IC chip
  • a right view is a top view which is seen from the direction indicated by arrows.
  • the shape shown in FIG. 3B has a parallelogram shape in the top view.
  • the top view may have a rhombic shape, a trapezoidal shape, or an arbitrary quadrangular shape. Even when such a shape is used, the number of IC chips formed from one wafer can be increased. Since the shape of FIG. 3B can be combined with the shape shown in FIG. 3A , or the like, and disposed in a suppression of the base, IC chips can be disposed without increasing the number of steps.
  • the shape of FIG. 3C has an equilateral triangle in the top view; however, an shape of an arbitrary triangle such as an isosceles triangle or a right triangle may be used, and the present invention is not limited to the equilateral triangle.
  • a shape such as a polygon or a circle may be used, and the present invention is not limited to the triangle shape.
  • a shape to be used is preferably determined in consideration of the number of IC chips and the plane direction of crystal.
  • a plurality of IC chips depending on each function are used, and an IC chip having a desired function is not required to be redesigned. Therefore, a semiconductor device of which cost is reduced can be manufactured. Since a combination of the IC chips can be easily modified, a semiconductor device having a required function can be provided immediately. For example, although a 32-bit memory is mounted as an early specification, in the case where a 128-bit memory as well as modification of application are required, only the memory can be modified, and a semiconductor device can be provided immediately and at low cost.
  • a manufacturing method of a semiconductor device using a plurality of IC chips particularly a manufacturing method of an RFID tag is described below with reference to FIGS. 4A to 6B when restoration can be performed by a droplet discharging method when forming a wiring. Note that steps up to and including the state shown in FIG. 1B of Embodiment Mode 1 can be similarly used in this embodiment mode; therefore, detail description is omitted.
  • a protective film 405 having an insulating property is provided so as to cover a base 400 , an IC chip 403 , and an IC chip 404 .
  • the base 400 , the IC chip 403 , the IC chip 404 , and the protective film 405 correspond to the base 100 , the IC chip 103 , the IC chip 104 , and the protective film 105 in FIG. 1 , respectively.
  • a planarizing film having an insulating property may be formed instead of the protective film 405 .
  • the planarizing film may be formed over the protective film or the protective film may be formed over the planarizing film.
  • a structure using one layer of the protective film 405 is shown; however, it is not limited to this structure, and plural layers of a protective film and a planarizing film may be provided.
  • the planarizing film can be formed using a material such as photopolymer (photo resist) by a method such as a spin coat method.
  • the protective film 405 is irradiated with a laser beam or an FIB or by a mechanical punching process or the like, thereby forming an opening (see FIG. 4A ).
  • This opening is formed in a portion corresponding to an electrode of the IC chip.
  • a planarizing film is formed instead of the protective film 405 , a mask is formed so as to remove the portion corresponding to the electrode of the IC chip, and etching is performed.
  • the opening is formed in the protective film 405 , and then a film 406 having low wettability is formed (see FIG. 4B ).
  • a property to be wet with liquid referred to as a lyophilic property
  • a property to repel liquid referred to as a liquid repellent property
  • a film having low wettability which is a film having a liquid repellent property, is formed, and a lyophilic region and a liquid repellent region are formed in a step shown later.
  • a wiring with a desired shape can be formed by a droplet discharging method.
  • the protective film 405 a material having a porous surface is more preferably used. This is because since the protective film to become a lyophilic region later has the porous surface, a contact area between a composition which is used for a droplet discharging method and a surface of the protective film is increased, and adhesion can be improved.
  • a substance having low wettability that is, a substance having a liquid repellent property
  • a substance containing a fluorocarbon group (fluorocarbon chain) or a substance containing a silane coupling agent can be used.
  • a monomolecular film can be formed by using the silane coupling agent, and decomposition and modification can be performed efficiently; therefore, wettability can be changed in a short time.
  • a silane coupling agent containing a fluorocarbon group (fluorocarbon chain) but also one containing an alkyl group can be used.
  • the silane coupling agent has a different effect of reducing the wettability depending on whether a contained functional group is a fluorocarbon group or an alkyl group, a material of the silane coupling agent can be selected so that necessary wettability can be obtained. Therefore, wettability can be set as appropriate.
  • R represents a substance containing a relatively inactive group such as an alkyl group.
  • X represents a hydrolytic group such as halogen, a methoxy group, an ethoxy group, or an acetoxy group, which is bondable by a condensation with a hydroxyl group or adsorbed water on a substrate surface.
  • alkoxysilane containing an alkyl group for R of the silane coupling agent can be used.
  • an organic silane octadecyltrimethoxysilane or the like can be used.
  • alkoxysilane alkoxysilane having 2 to 30 carbon atoms is preferably used.
  • decyltrimethoxysilane, ethyltriethoxysilane, propyltriethoxysilane, octyltriethoxysilane, decyltriethoxysilane, dodecyltriethoxysilane, octadecyltriethoxysilane (ODS), eicosyltriethoxysilane, and triacontyltriethoxysilane can be used.
  • a silane compound having a long chain alkyl group is preferably used because it can reduce wettability.
  • decyltrichlorosilane tetradecyltrichlorosilane, octadecyltrichlorosilane, eicosyltrichlorosilane, docosyltrichlorosilane, or the like can be also used.
  • a fluorine-based silane coupling agent containing a fluoroalkyl group for R (such as fluoroalkylsilane (FAS)) can be used.
  • R in the FAS has a structure represented by (CF 3 )(CF 2 ) x (CH 2 ) y (x is an integer in the range of 0 to 10, inclusive, and y is an integer in the range of 0 to 4, inclusive).
  • the Rs or Xs may be the same or different from one another.
  • the following can be used as the FAS-: fluoroalkylsilane (hereinafter, also referred to as FAS) such as, heptadecafluorotetrahydrodecyltriethoxysilane, heptadecafluorotetrahydrodecyltrichlorosilane, tridecafluorotetrahydrooctyltrichlorosilane, trifluoropropyltrimethoxysilane, or tridecafluorooctyltrimethoxysilane.
  • a coupling agent in which a hydrolytic group of tridecafluorooctyltrichlorosilane or the like is halogen can also be used.
  • a titanate coupling agent or an aluminate coupling agent may be used.
  • isopropyltriisooctanoyl titanate, isopropyl(dioctylpyrophosphate) titanate, isopropyltristearoyl titanate, isopropyl tris(dioctylphosphate) titanate, isopropyldimethacrylisostearoyl titanate, acetoalkoxy aluminumdiisopropylate, or the like can be used. Note that the compounds described here are just examples, and it is not limited to these examples.
  • a vapor-phase deposition method or the like can be used for forming the low wettability substance in the formation region by evaporating a liquid substance.
  • the low wettability substance may be formed by a spin coat method, a dip method, a droplet discharging method, and a printing method (a screen printing method, an offset printing method, or the like), or the like, and may be formed such that the low wettability substance may also be dissolved in solvent to be solution.
  • solvent of a solution containing the low wettability substance water, alcohol, ketone, hydrocarbon-based solvent (such as aliphatic hydrocarbon, aromatic hydrocarbon, halogenated hydrocarbon), and ether-based compound; and a mixture thereof can be used.
  • hydrocarbon-based solvent such as aliphatic hydrocarbon, aromatic hydrocarbon, halogenated hydrocarbon
  • concentration of the above solution is not particularly limited; and the concentration may be in a range of 0.001 wt % to 20 wt %.
  • amine such as pyridine, triethylamine, or dimethylaniline may be mixed in the above low wettability substance.
  • carboxylic acid such as formic acid or acetic acid may be added as a catalyst agent.
  • a material having a fluorocarbon group can be used (a fluorine-based resin).
  • a fluorine-based resin polytetrafluoroethylene (PTFE; a polytetrafluoroethylene resin), perfluoroalkoxyalkane (PFA; a tetrafluoroethylene perfluoroalkylvinylether copolymer resin), perfluoroethylene propene copolymer (PFEP; a tetrafluoroethylene-hexafluoropropylene copolymer resin), ethylene-tetrafluoroethylene copolymer (ETFE; a tetrafluoroethylene-ethylene copolymer resin), polyvinylidene fluoride (PVDF; a polyvinylidene fluoride resin), polychlorotrifluoroethylene (PCTFE; a polytrifluorochloroethylene resin), ethylene
  • a treatment by CF 4 plasma or the like to an inorganic or organic material is performed, wettability can be reduced.
  • the organic material for instance, a material of a solvent such as H 2 O mixed with a water-soluble resin such as polyvinyl alcohol (PVA) can be used.
  • PVA polyvinyl alcohol
  • a combination of PVA and another water-soluble resin can be used.
  • the film 406 having low wettability is formed with the use of a spin coat method in which the low wettability substance in the liquid state is attached to the formation region.
  • a treatment temperature may be set to be a room temperature (approximately, 25° C.) to 150° C.
  • treatment time may be set to be several minutes to 12 hours.
  • a treatment condition can be set as appropriate depending on a property of the low wettability substance, a concentration of the solution, a treatment temperature, and treatment time.
  • an ultrasonic washing machine or the like may also be used.
  • a thin film having a thickness in the range from 0.3 nm to 10 nm, inclusive may be formed as the film 406 having the low wettability in the present invention.
  • the film 406 having the low wettability can be formed with a thickness in the range from 0.3 nm to 10 nm, inclusive by a spin coat method or the like.
  • FAS is used as a material of the film 406 having the low wettability.
  • a part of the film 406 having low wettability is decomposed by being irradiated with light using a photo mask 407 corresponding to a pattern of a wiring to be formed later (see FIG. 4C ).
  • a functional group having polarity such as an OH group or a COOH group is introduced to a surface of the protective film 405 .
  • the surface of the region corresponding to the pattern of the wiring becomes a lyophilic region. Accordingly, surfaces having different wettabilities (a lyophilic region 408 and a liquid repellent region 409 ) exist on the surface of the same substrate in accordance with the pattern of the wiring.
  • the light may be light having energy high enough to decompose the film 406 having low wettability.
  • Light emitted from a lamp or a laser can be used as appropriate.
  • the film 406 having low wettability is irradiated with vacuum ultraviolet light (VUV light) to decompose a part of FAS, thereby forming the lyophilic region 408 and the liquid repellent region 409 .
  • VUV light vacuum ultraviolet light
  • the photo mask 407 is removed, and then a composition is discharged by using a droplet discharging means.
  • the composition is discharged onto a surface of the lyophilic region 408 formed in advance in accordance with the wiring pattern.
  • the droplet discharging means is a generic term for means for discharging a droplet, such as a nozzle having a discharge outlet for discharging the composition or a head equipped with one or more nozzles.
  • the nozzle of the droplet discharging means has a diameter of 0.02 to 100 ⁇ m (preferably 0.05 to 30 ⁇ m) and the amount of the composition to be discharged from the nozzle is in the range of 0.001 to 100 pl (preferably 0.01 to 10 pl).
  • the amount of the discharged composition increases proportionally with the diameter of the nozzle.
  • the distance between a process object and the discharge outlet of the nozzle is preferably as small as possible in order to discharge the composition at a desired position, about 0.05 to 3 mm (preferably 0.1 to 1 mm).
  • FIG. 5 shows one example of the apparatus used for droplet discharging.
  • Each head 505 of a droplet discharging means 503 is connected to a control unit 507 .
  • a control unit 507 By controlling the control unit 507 using a computer 510 , a pattern that has been programmed in advance can be drawn.
  • a timing of drawing may be determined, for example, on the basis of a marker 511 formed over a substrate 500 .
  • a base point may be determined on the basis of the edges of the substrate 500 .
  • This is detected by an image pickup unit 504 such as a CCD, and converted into a digital signal by an image processing unit 509 .
  • the computer 510 recognizes the digital signal and generates a control signal and the control signal is sent to the control unit 507 .
  • Data on a pattern to be formed over the substrate 500 is stored in a memory medium 508 , on the basis of this information, a control signal is sent to the control unit 507 and thus each head 505 of the droplet discharging means 503 can be controlled.
  • a material to be discharged is supplied to the heads 505 and 512 from material supply sources 513 and 514 through pipes respectively.
  • the head 505 there are a space filled with a liquid material as shown by dotted lines 506 , and a nozzle that is a discharge outlet.
  • the head 512 has a similar inner structure to the head 505 .
  • a conductive material, an organic material, an inorganic material, or the like can be discharged individually through one head to draw a pattern.
  • the same material can be discharged at the same time through a plurality of nozzles so that throughput can be improved.
  • the head 505 can scan freely over the substrate, and therefore, the area to be drawn can be set freely. Accordingly, a plurality of same patterns can be drawn over one substrate.
  • a liquid substance in which conductive particles are dissolved or dispersed in a solvent is used.
  • the conductive particle corresponds to a microparticle or a dispersive nanoparticle of metal such as silver (Ag), gold (Au), copper (Cu), nickel (Ni), platinum (Pt), palladium (Pd), iridium (Ir), rhodium (Rh), tungsten (W), or aluminum (Al).
  • a composition containing indium tin oxide (ITO), indium tin oxide containing silicon oxide, zinc oxide, or the like, which have a light-transmitting property may be discharged.
  • a solvent in which gold, silver, or copper is dissolved or dispersed for a composition to be discharged from the discharge outlet. It is more preferable to use silver or copper, which has lower resistance.
  • a film having a barrier property is preferably provided as a countermeasure against impurities.
  • the solvent water, esters such as butyl acetate or ethyl acetate, alcohols such as isopropyl alcohol or ethyl alcohol, an organic solvent such as methyl ethyl ketone or acetone, or the like is used.
  • the composition is a liquid substance in which Ag nanoparticles are dispersed in a solvent (this liquid substance is hereinafter referred to as Ag paste).
  • the composition needs to be sufficiently repelled in the liquid repellent region 409 and to sufficiently wet the lyophilic region 408 . Therefore, in order to fill a contact hole having a high aspect ratio with the composition, the contact angle on the surface of the lyophilic region is preferably smaller.
  • the solvent and the amount of solutes so that the contact angle of the liquid substance on the surface of the liquid repellent region ranges from 60° to 160° (more preferably 90° to 160°) and the contact angle of the liquid substance on the surface of the lyophilic region is 0° to 20° (more preferably 0° to 10°).
  • drying and baking steps are conducted to form a wiring 410 (see FIG. 4D ).
  • both of the drying and baking steps are heat treatments, the purpose, the temperature, and the time are different.
  • the drying step is performed for 2 to 4 minutes at 80 to 100° C.
  • the baking step is performed for 15 to 30 minutes at 150 to 300° C.
  • the drying and baking steps are conducted under normal pressure or low pressure by laser irradiation, rapid thermal annealing (RTA), a heat furnace, or the like.
  • RTA rapid thermal annealing
  • the substrate may be heated at 100 to 300° C.
  • a connecting portion using a material such as gold (Au) may be formed after the opening is formed.
  • the IC chip is disposed on the base, and then a similar connecting portion may be formed before providing the protective film 405 . It is needless to say that a connecting portion using a material such as gold (Au) may be formed in advance when forming the IC chip.
  • the composition may be discharged multiple times onto the same position until the thickness becomes desired one. Even in this case, since the liquid repellent region is formed in advance as the wiring pattern, the wiring 410 is formed only over the lyophilic region 408 and the composition does not spread beyond the designed line width. For this reason, the wiring 410 formed by baking the composition has a fine line width.
  • the composition After the discharged composition is dropped on the substrate, the composition remains liquid until the composition is dried.
  • the side surface of the contact hole has a high lyophilic property; therefore, the contact hole can be sufficiently filled.
  • a wiring defect is preferably checked.
  • the defect checking is performed by selecting a desired terminal or wiring and observing an electric property.
  • the wiring checking may be performed by confirming whether end portions of the desired wiring are electrically connected.
  • the checking of an electrically-connected condition between wirings may be performed by selecting at least two wirings which form a desired connecting portion and confirming whether the wirings are electrically connected.
  • the film 406 having low wettability in the liquid repellent region 409 is removed with a UV ozone cleaner or the like.
  • the film 406 having low wettability is not necessarily removed; however, the film 406 having low wettability is preferably removed in terms of improving adhesion with a layer formed over the protective film or the conductive film, or the like.
  • a structure having a single layer of a wiring is shown; however, it is not limited to this structure, and a structure having a multilayer interconnection may be used.
  • an insulating film (it is preferably porous) is formed further, and a wiring may be formed over the insulating film through a similar step.
  • a base 420 provided with a conductive layer 421 functioning as an antenna is pressure-bonded to the base 400 using an anisotropic conductive material 422 (see FIG. 4E ).
  • an anisotropic conductive paste (ACP) which is heat cured or an anisotropic conductive film (ACF) which is heat cured can be used as the anisotropic conductive material 422 .
  • the anisotropic conductive paste is referred to as a binder layer, and has a structure in which conductive particles are dispersed in a layer containing an adhesive agent as its main component.
  • the anisotropic conductive film has a structure in which conductive particles are dispersed in a thermoset resin film or a thermoplastic resin film.
  • a spherical resin on which nickel (Ni), gold (Au) or the like is plated is used as the conductive particles.
  • an insulating property containing silica or the like may be mixed.
  • an anisotropic conductive paste is used as the anisotropic conductive material 422 .
  • the conductive layer 421 over the base 420 can be formed by a plasma CVD method, a sputtering method, a printing method, a droplet discharging method, or the like.
  • an element selected from aluminum (Al), titanium (Ti), silver (Ag), or copper (Cu), or an alloy or compound material containing such an element as its main component is used to form the conductive layer 421 in a single layer or a laminated layer.
  • the conductive layer 421 is formed using a paste containing silver by a screen printing method, and then heat treatment is performed at a temperature of 50 to 350° C.
  • an aluminum layer is formed by a sputtering method and the aluminum layer is patterned to form the conductive layer 421 .
  • the patterning of the aluminum layer is preferably performed by a wet etching process, and heat treatment is preferably performed at a temperature of 150 to 300° C. after the wet etching process.
  • a semiconductor device in which a plurality of IC chips are used and a wiring is formed by a droplet discharging method can be formed.
  • FIG. 6A shows a semiconductor device having a structure in which an IC chip 601 and an IC chip 602 are disposed on a base 600 .
  • the IC chip 601 and the IC chip 602 are electrically connected to each other through a wiring 603 .
  • a wiring 605 is formed between the IC chip 601 and a region 604 where a linear shaped antenna is formed.
  • a region 606 shown by dotted lines in FIG. 6A is a lyophilic region which has been formed in advance in consideration of the case where a new wiring is provided.
  • the IC chip 601 and the IC chip 602 are shown by dashed lines, the region where the antenna is formed is shown by alternate long and short dash lines, and a base 607 having the antenna is shown by alternate long and two short dashes lines.
  • a case where a defect 608 is generated in the wiring 605 formed between the IC chip 601 and the region 604 in which the antenna is to be formed is considered.
  • a wiring may be formed again in the same region.
  • a new wiring 609 is formed in another lyophilic region 606 which has been formed in advance (see FIG. 6B ). In this manner, a spare wiring region is formed in advance, and restoration of a defect due to a wiring can be easily performed by a droplet discharging method.
  • restoration of a defect due to a wiring can be easily performed by a droplet discharging method.
  • a spare wiring region (lyophilic region) is formed in advance, restoration of a defect due to a wiring can be more easily performed.
  • a plurality of IC chips depending on each function are used, and thus an IC chip having a desired function is not required to be redesigned. Therefore, a semiconductor device of which cost is reduced can be manufactured. Since a combination of IC chips can be easily modified, a semiconductor device having a required function can be provided immediately.
  • a manufacturing method of a semiconductor device using a plurality of IC chips particularly a manufacturing method of an RFID tag is described below with reference to FIGS. 7A to 8F , when a protruding portion is formed in a depression of a base for enabling restoration.
  • a depression 701 , and a depression 702 having a protruding portion 703 are formed (see FIG. 7A ).
  • the shapes and the sizes of the depression 701 and the depression 702 are equal to each other except for the protruding portion 703 .
  • a synthetic resin having flexibility such as plastic which is typified by polyethylene terephthalate (PET), polyethylene naphthalate (PEN), or polyethersulfone (PES), or acrylic can be used.
  • PET polyethylene terephthalate
  • PEN polyethylene naphthalate
  • PES polyethersulfone
  • acrylic acrylic
  • the depression 701 and the depression 702 can be formed using an embossing machine, a punching machine, a laser ablation, an FIB (Focused Ion Beam), or the like.
  • the depression 701 and the depression 702 are formed to have the same shape and the size; however, it is not limited to this, and another depression having different shape may be provided.
  • the depression having a protruding portion is provided because an IC chip is not disposed in a specific depression when an IC chip is disposed at the first time.
  • only two depressions 701 and 702 are shown; however, the number of depressions is not particularly limited, and a required number of depressions may be formed in order to manufacture a semiconductor device having a desired function. At this time, so as to correspond to respective depressions, depressions having protruding portions are preferably formed.
  • the base 700 provided with the depression 701 and the depression 702 is dipped into a suspension in which IC chips are dispersed in liquid, an IC chip 704 is disposed in the depression 701 (see FIG. 7B ). Since the depression 702 has the protruding portion 703 , an IC chip is not disposed.
  • the IC chip 704 has a shape and a size which fit the depression 701 formed in the base 700 .
  • the IC chips and the depression are formed so that a height “h” of the IC chip 704 (see FIG. 7B ) and a depth “d” of the depression 701 are almost equal to each other (see FIG. 7A ). Note that a size of the IC chip can be set about 0.5 ⁇ m to 5 mm on a side.
  • a manufacturing method of the IC chip 704 is not particularly limited.
  • a silicon (Si) substrate, a silicon germanium (SiGe) substrate, a gallium arsenic (GaAs) substrate, or the like is preferably used.
  • An SOI (Silicon On Insulator) substrate, a quartz substrate, or a glass substrate can be used.
  • a liquid which is used for the suspension is not particularly limited. As long as a material does not deteriorate IC chips, the material can be used; for example, water, alcohol, fats and oils, or the like can be used. When selecting liquid, specific gravity, viscosity, or the like may be considered.
  • Disposition of the IC chip is performed by gravity applied to the IC chip; however, some kind of external force may be applied for promoting disposition. For example, vibration such as an ultrasonic wave may be applied to the suspension or the base.
  • the suspension is removed at a stage where IC chips are disposed in almost all of depressions by the above-described steps.
  • the phrase “almost all of depressions” refers to about 70 to 100% of the entire depressions for example.
  • the phrase “almost all of depressions” is not limited to this because the depressions can be arbitrarily set based on a required throughput, or the like. Note that depressions in which IC chips are not disposed are detected using appropriate detecting means (e. g., a CCD camera) or the like and IC chips are mechanically disposed using a flip chip mounting method or the like.
  • the removed suspension is collected and recycled.
  • a memory, a CPU, an RF circuit, a controller circuit, or the like can be included in a function of the IC chip; however, the function is not limited to them. In addition, one kind or plural kinds of functions may be included in one IC chip.
  • a protective film 705 is provided so as to cover the base 700 and the IC chip 704 (see FIG. 7C ).
  • the protective film 705 a material having an optical gap different from that of the base 700 is preferably used, because a part of the protective film should be removed when the semiconductor device is restored.
  • the optical gap of the protective film is reduced, so that only the protective film can be removed by using a laser beam or the like without giving damage to the base. That is, light having a wavelength which is higher optical absorption of the protective film than that of the base is used, so that only the protective film can be removed.
  • the present invention is not limited to using a protective film having a small optical gap.
  • a planarizing film may be formed instead of the protective film. Since the planarizing film is formed using a material such as photopolymer (photo resist), the planarizing film is easily removed selectively. Note that the planarizing film can be formed by a method such as a spin coat method. As the step of restoring the semiconductor device, detail description is done later.
  • the protective film 705 is irradiated with a laser beam or an FIB or by a mechanical punching process or the like, thereby forming an opening. This opening is formed on a portion corresponding to an electrode of the IC chip.
  • a mask is formed so as to remove the portion corresponding to the electrode of the IC chip, and etching is performed.
  • a film 706 having low wettability is formed using a material and a method which are similar to Embodiment Mode 2 (see FIG. 7D ).
  • the film having low wettability that is, a film having liquid repellency is formed, and a lyophilic region and a liquid repellent region are formed in a step shown later. Therefore, a wiring having a desired shape can be formed by a droplet discharging method.
  • the protective film 705 a material having a porous surface is more preferably used. This is because since the protective film to become a lyophilic region later has the porous surface, a contact area between a composition which is used for a droplet discharging method and a surface of the protective film is increased, and adhesion can be improved.
  • a part of the film 706 having low wettability is decomposed by being irradiated with light using a photo mask 707 corresponding to a pattern of a wiring to be formed later (see FIG. 7E ).
  • a functional group having polarity such as an OH group or a COOH group is introduced to the surface of the protective film 705 .
  • the surface of the region corresponding to the pattern of the wiring becomes a lyophilic region.
  • surfaces having different wettabilities a lyophilic region 708 and a liquid repellent region 709 ) exist on the surface of the same substrate in accordance with the pattern of the wiring.
  • the film 706 having low wettability is preferably removed in a region where a wiring is formed when the wiring is restored later.
  • the light may be light having energy high enough to decompose the film 706 having low wettability.
  • Light emitted from a lamp or a laser can be used as appropriate.
  • the film 706 having low wettability is irradiated with vacuum ultraviolet light (VUV light) to decompose a part of the film 706 , thereby forming the lyophilic region 708 and the liquid repellent region 709 .
  • VUV light vacuum ultraviolet light
  • a composition (Ag paste) is discharged using a droplet discharging means to form a wiring 710 similarly to Embodiment Mode 2 (see FIG. 7F ).
  • a connecting portion using a material such as gold (Au) may be formed after the opening is formed.
  • the IC chip is disposed on the base, and then a similar connecting portion may be formed before providing the protective film 705 . It is needless to say that a connecting portion using a material such as gold (Au) may be formed in advance when forming the IC chip.
  • defects of the wiring and the IC chip are preferably checked.
  • the defect checking is performed by selecting a desired terminal or wiring and observing an electric property.
  • the wiring checking may be performed by confirming whether end portions of the desired wiring are electrically connected.
  • the checking of an electrically-connected condition between wirings may be performed by selecting at least two wirings which form a desired connecting portion and confirming whether the wirings are electrically connected.
  • the film 706 having low wettability in the liquid repellent region 709 is removed with a UV ozone cleaner or the like.
  • the film 706 having low wettability is not necessarily removed; however, the film 706 having low wettability is preferably removed in terms of improving adhesion with a layer formed over the protective film or the conductive film, or the like.
  • a structure having a single layer of a wiring is shown; however, it is not limited to this structure, and a structure having a multilayer interconnection may be used.
  • an insulating film (it is preferably porous) is formed further, and a wiring may be formed over the insulating film through similar steps.
  • a base 720 provided with a conductive layer 721 functioning as an antenna is pressure-bonded to the base 700 using an anisotropic conductive material 722 (see FIG. 7G ).
  • an anisotropic conductive paste (ACP) which is heat cured or an anisotropic conductive film (ACF) which is heat cured can be used as the anisotropic conductive material 722 .
  • the anisotropic conductive paste is referred to as a binder layer, and has a structure in which conductive particles are dispersed in a layer containing an adhesive agent as its main component.
  • the anisotropic conductive film has a structure in which conductive particles are dispersed in a thermoset resin film or a thermoplastic resin film.
  • a spherical resin on which nickel (Ni), gold (Au) or the like is plated is used as the conductive particles.
  • an insulating property containing silica or the like may be mixed.
  • an anisotropic conductive paste is used as the anisotropic conductive material 722 .
  • the conductive layer 721 over the base 720 can be formed by a plasma CVD method, a sputtering method, a printing method, a droplet discharging method, or the like.
  • an element selected from aluminum (Al), titanium (Ti), silver (Ag), or copper (Cu), or an alloy or compound material containing such an element as its main component is used to form the conductive layer 721 in a single layer or a laminated layer.
  • the conductive layer 721 is formed using a paste containing silver by a screen printing method, and then heat treatment is performed at a temperature of 50 to 350° C.
  • an aluminum layer is formed by a sputtering method and the aluminum layer is patterned to form the conductive layer 721 .
  • the patterning of the aluminum layer is preferably performed by a wet etching process, and heat treatment is preferably performed at a temperature of 150 to 300° C. after the wet etching process.
  • a semiconductor device in which a plurality of IC chips are used and a wiring is formed by a droplet discharging method can be formed.
  • FIG. 8A shows a semiconductor device having a structure in which an IC chip 801 is disposed on a base 800 . Between the IC chip 801 and a region 803 where a linear shaped antenna is formed, a wiring 802 is formed for electrically connecting the IC chip 801 and the linear shaped antenna. Note that a region 804 shown by dotted lines in FIG. 8A is a lyophilic region which has been formed in advance, and a region 805 shows a depression having a protruding portion. In addition, the region 803 where the antenna is formed is shown by alternate long and short dash lines, and a base 806 having the antenna is shown by alternate long and two short dashes lines. FIG. 8B shows a cross section of FIG. 8A .
  • the protective film which is over a depression having a protruding portion is removed in order to provide a new IC chip (see FIG. 8C ).
  • the wiring 802 connected to the IC chip 801 may be cut.
  • a method of removing the protective film irradiation with a laser beam, an FIB (Focused Ion Beam) or the like, a mechanical punching process, or the like can be used.
  • the protective film can be removed with a laser beam by using a difference between optical gaps of the base and the protective film. That is, light having a wavelength which is higher optical absorption of the protective film than that of the base is used, so that only the protective film can be removed.
  • a region 807 in the drawing is a region in which the protective film is removed.
  • FIG. 8D is a cross sectional diagram of FIG. 8C , and shows a state that the protective film is removed. As shown in the diagram, the protective film is removed, and then a protruding portion 808 is removed. As a method of removing the protruding portion, irradiation with a laser beam, an FIB or the like, a mechanical removal process, or the like can be used. In this embodiment mode, the protruding portion 808 is removed by using a laser beam which has a wavelength different from a laser beam which is used when the protective film is removed. However, it is not limited to this.
  • an IC chip 809 which is similar to the IC chip 801 is disposed in the depression in which the protruding portion 808 is removed.
  • a method of disposing the IC chip 809 a method which is used when the IC chip 801 is disposed (FSA or flip chip mounting method), or the like can be used.
  • a protective film or a planarizing film is formed so as to cover the IC chip 809 (see FIGS. 8E and 8F ).
  • the planarizing film is formed, the present invention is not limited to this. Note that the planarizing film can be formed only on the portion in which the protective film is removed by a droplet discharging method or the like, which is preferable.
  • a film having low wettability is not formed over the planarizing film; however, the present invention is not limited to this, and a film having low wettability may be formed. In this way, a semiconductor device can be restored.
  • restoration may be performed by forming a new wiring for the IC chip 801 , as described in Embodiment Mode 2.
  • a depression having a protruding portion is formed, so that restoration can be easily performed when a defect is generated in the IC chip or the wiring. Accordingly, a yield can be improved.
  • a spare wiring region (lyophilic region) is formed, restoration of a defect due to the wiring can be easily performed by a droplet discharging method, and a yield can be improved.
  • a plurality of IC chips depending on each function are used, and an IC chip having a desired function is not required to be redesigned. Therefore, a semiconductor device of which cost is reduced can be manufactured. Since a combination of IC chips can be easily modified, a semiconductor device having a required function can be provided immediately.
  • a manufacturing method of a semiconductor device using a plurality of IC chips particularly a manufacturing method of an RFID tag is described below with reference to FIGS. 9A to 10B when an antenna is formed over a base provided with the IC chip.
  • steps up to and including the state shown in FIG. 1B of Embodiment Mode 1 can be similarly used in this embodiment mode; therefore, detail description is omitted.
  • a depression having a protruding portion may be formed, as described in Embodiment Mode 3.
  • FIG. 9A The state shown in FIG. 1B of Embodiment Mode 1 is formed, and then a conductive layer 905 functioning as an antenna is formed over a base 900 (see FIG. 9A ).
  • the base 900 , an IC chip 903 , and an IC chip 904 in FIG. 9A correspond to the base 100 , the IC chip 103 , and the IC chip 104 in FIG. 1 , respectively.
  • the conductive layer 905 can be formed by a plasma CVD method, a sputtering method, a printing method, a droplet discharging method, or the like.
  • an element selected from aluminum (Al), titanium (Ti), silver (Ag), or copper (Cu), or an alloy or compound material containing such an element as its main component is used to form the conductive layer 905 in a single layer or a laminated layer.
  • the conductive layer 905 is formed using a paste containing silver by a screen printing method, and then heat treatment is performed at a temperature of 50 to 350° C.
  • an aluminum layer is formed by a sputtering method and the aluminum layer is patterned to form the conductive layer 905 .
  • the patterning of the aluminum layer is preferably performed by a wet etching process, and heat treatment is preferably performed at a temperature of 150 to 300° C. after the wet etching process.
  • a protective film 906 is attached so as to cover the base 900 , the IC chip 903 , the IC chip 904 , and the conductive layer 905 (see FIG. 9B ).
  • a planarizing film may be formed instead of the protective film 906 .
  • the planarizing film can be formed using a material such as photopolymer (photo resist) by a method such as a spin coat method.
  • the protective film 906 is irradiated with a laser beam or an FIB (Focused Ion Beam) or by a mechanical punching process or the like, thereby forming an opening (see FIG. 9C ).
  • This opening is formed on a portion corresponding to an electrode of the IC chip.
  • a planarizing film is formed instead of the protective film 906 , a mask is formed so as to remove the portion corresponding to the electrode of the IC chip, and etching is performed.
  • the opening is formed in the protective film 906 , and then a wiring 907 is formed so as to be electrically connected to the electrode of the IC chip and an antenna (see FIG. 9D ).
  • Silver (Ag) is preferable as a material of the wiring.
  • the material is not limited to this, and a conductive element such as gold (Au), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper (Cu), palladium (Pd), carbon (C), aluminum (Al), manganese (Mn), titanium (Ti), or tantalum (Ta), or an alloy or compound material containing such an element as its main component, or the like can be used.
  • a conductive element such as gold (Au), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper
  • an evaporation method, a sputtering method, a CVD method, a printing method, a droplet discharging method, or the like can be used as a forming method.
  • the droplet discharging method described in Embodiment Mode 2 or Embodiment Mode 3 is used in this embodiment mode to form the wiring and the detailed description is omitted.
  • a film 909 having an adhesive layer 908 is bonded so as to cover the conductive layer 905 , the protective film 906 , and the like ( FIG. 9E ).
  • a film formed of polypropylene, polyester, vinyl, polyvinyl fluoride, vinyl chloride, polyamide, or the like, papers made from fibrous material, another base material film (inorganic vapor deposition film or the like), or the like can be used.
  • an adhesive synthetic resin film an acrylic-based synthetic resin, an epoxy-based synthetic resin, or the like
  • the adhesion of the film 909 is performed by thermo compression bonding.
  • a semiconductor device provided with an antenna over the base 900 can be formed.
  • FIG. 10A shows a semiconductor device in which an IC chip 1001 and an IC chip 1002 are disposed on a base 1000 .
  • the IC chip 1001 and the IC chip 1002 are electrically connected to each other through a wiring 1003 .
  • a linear shaped antenna 1005 is connected to the IC chip 1001 through a wiring 1004 . Note that the antenna 1005 , the IC chip 1001 , and the IC chip 1002 are under a film; however, the film is not shown here because of simplification.
  • FIG. 10B shows a semiconductor device having a structure in which four IC chips of an IC chip 1011 , an IC chip 1012 , an IC chip 1013 , and an IC chip 1014 are disposed on a base 1010 .
  • the IC chips are electrically connected to one another through a wiring 1015 .
  • a spiral antenna 1016 is connected to the IC chip 1012 through the wiring 1015 . Note that the antenna 1016 , the IC chip 1011 , the IC chip 1012 , the IC chip 1013 , and the IC chip 1014 are under a film; however, the film is not shown here because of simplification.
  • connection between the antenna and the wiring is performed without using an anisotropic conductive material; thereby reducing a contact defect and suppressing the increase of resistance.
  • the antenna and the wiring are formed over the same base, and a yield depending on alignment during attachment of the antenna can be prevented from being reduced.
  • a spare wiring region (lyophilic region) is formed, restoration of a defect due to the wiring can be easily performed by a droplet discharging method, and a yield can be improved.
  • a manufacturing method of a semiconductor device using a plurality of IC chips particularly a manufacturing method of an RFID tag is described below with reference to FIGS. 11A to 11C when an antenna is formed over a base provided with an IC chip, particularly a wiring and an antenna are formed at the same time.
  • steps up to and including the state shown in FIG. 1C of Embodiment Mode 1 can be similarly used in this embodiment mode; therefore, detail description is omitted.
  • a depression having a protruding portion may be formed, as described in Embodiment Mode 3.
  • An opening is formed in a protective film 1105 (see FIG. 11A ), and then a wiring 1106 is formed to be electrically connected to an electrode of an IC chip (see FIG. 11B ).
  • an antenna 1107 which is electrically connected to the wiring is formed at the same time.
  • a protective film on a region in which the antenna 1107 is formed may be removed.
  • a base 1100 , an IC chip 1103 , an IC chip 1104 , and the protective film 1105 in FIG. 11A correspond to the base 100 , the IC chip 103 , the IC chip 104 , and the protective film 105 in FIG. 1 , respectively.
  • Silver (Ag) is preferable as a material of the wiring.
  • the material is not limited to this, and a conductive element such as gold (Au), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper (Cu), palladium (Pd), carbon (C), aluminum (Al), manganese (Mn), titanium (Ti), or tantalum (Ta), or an alloy or compound material containing such an element as its main component, or the like can be used.
  • a forming method an evaporation method, a sputtering method, a CVD method, a printing method, a droplet discharging method, or the like can be used.
  • a film 1109 having an adhesive layer 1108 is bonded so as to cover the protective film 1105 , the wiring 1106 , the antenna 1107 , and the like (see FIG. 11C ).
  • a film formed of polypropylene, polyester, vinyl, polyvinyl fluoride, vinyl chloride, or the like, papers made from fibrous material, another base material film (inorganic vapor deposition film or the like), or the like can be used.
  • an adhesive synthetic resin film an acrylic-based synthetic resin, an epoxy-based synthetic resin, or the like
  • the adhesion of the film 1109 is performed by thermo compression bonding.
  • connection between the antenna and the wiring is performed without using an anisotropic conductive material; thereby reducing a contact defect and suppressing the increase of resistance.
  • the antenna and the wiring are formed over the same base; a yield depending on alignment during attachment of the antenna can be prevented from being reduced.
  • the antenna and the wiring can be formed at the same time, the number of steps can be reduced and a semiconductor device can be manufactured at low cost.
  • a spare wiring region (lyophilic region) is formed, restoration of a defect due to a wiring can be easily performed by a droplet discharging method, and a yield can be improved.
  • a manufacturing method of a semiconductor device using a plurality of IC chips particularly a manufacturing method of an RFID tag is described below with reference to FIGS. 12A to 12E when IC chips are formed over a glass substrate.
  • a base film 1201 is formed over a substrate 1200 .
  • a glass substrate made of barium borosilicate glass, alumino borosilicate glass, or the like, a silicon substrate, a plastic substrate or a resin substrate having heat resistance, or the like can be used as the substrate 1200 .
  • the plastic substrate or resin substrate polyethylene terephthalate (PET), polyethylene naphthalate (PEN), polyethersulfone (PES), acrylic, polyimide, or the like can be used.
  • the base film 1201 is formed in a single layer or a laminated layer of an oxide or nitride material containing silicon by a CVD method, a plasma CVD method, a sputtering method, a spin coat method, or the like. By forming the base film 1201 , a semiconductor film can be prevented from deteriorating due to a contaminant from the substrate 1200 .
  • a semiconductor film 1202 is formed over the base film 1201 (see FIG. 12A ).
  • the semiconductor film 1202 may be formed with a thickness of 25 to 200 nm (preferably, 50 to 150 nm) by a sputtering method, an LPCVD method, a plasma CVD method, or the like. In this embodiment mode, an amorphous semiconductor film is formed and then crystallized.
  • silicon or germanium can be used; however, it is not limited to this.
  • a laser crystallization method As a crystallization method, a laser crystallization method, a thermal crystallization method, a thermal crystallization method using an element which promotes crystallization such as nickel, or the like may be used.
  • an element which promotes crystallization hydrogen is released until a concentration of hydrogen contained in the amorphous silicon film becomes 1 ⁇ 10 20 atoms/cm 3 or less, by heating at 500° C. for one hour in a nitrogen atmosphere before irradiating the amorphous silicon film with a laser beam. This is because the amorphous silicon film containing a large amount of hydrogen is damaged when being irradiated with a laser beam.
  • an introduction method in the case of introducing an element serving as a catalyst into the amorphous semiconductor film as long as the catalytic element can exist on the surface of or inside the amorphous semiconductor film.
  • a sputtering method, a CVD method, a plasma treatment method (including a plasma CVD method), an adsorption method, or a method of applying a metal salt solution can be used.
  • the method using a solution is advantageous in that it is simple, and easy in terms of concentration control of the metal element.
  • an oxide film at this time by UV light irradiation in an oxygen atmosphere, a thermal oxidation method, treatment with ozone water or hydrogen peroxide including a hydroxyl radical, or the like in order to spread a water solution over the entire surface of the amorphous semiconductor film.
  • Crystallization of the amorphous semiconductor film may be performed by a combination of heat treatment and laser irradiation, or by independently performing heat treatment or laser irradiation plural times.
  • laser crystallization and crystallization using a metal element may be used in combination.
  • a mask of a resist is manufactured using a photolithography step over the crystalline semiconductor film 1202 which is formed by crystallizing the amorphous semiconductor film, and etching is performed using the mask to form a semiconductor region 1203 .
  • a commercial resist material containing a photosensitizing agent may be used.
  • a positive type resist or a negative type resist may be used.
  • the surface tension and the viscosity can be controlled as appropriate by adjusting the concentration of a solvent, adding a surfactant, or the like.
  • an insulating film with a thickness of approximately several nanometers may be formed over the semiconductor film before applying a resist in the photolithography step of this embodiment mode. This step can avoid direct contact between the semiconductor film and the resist and can prevent an impurity from entering the semiconductor film.
  • a gate insulating film 1204 is formed over the semiconductor region 1203 .
  • the gate insulating film has a single-layer structure in this embodiment mode; however, it may have a laminated structure of two or more layers.
  • the insulating film is preferably formed continuously in the same chamber at the same temperature while keeping a vacuum with reactive gases changed. When the insulating film is continuously formed while keeping a vacuum, an interface between laminated layers can be prevented from being contaminated.
  • silicon oxide SiOx: x>0
  • silicon nitride SiNx: x>0
  • silicon oxynitride SiO X N Y : x>y>0
  • silicon nitride oxide SiN X O Y : x>y>0
  • a rare gas element such as argon is included in a reactive gas and mixed into an insulating film to be formed in order to form a dense insulating film with low gate leakage current at low film formation temperature.
  • a silicon oxide film is formed as the gate insulating film 1204 by using SiH 4 and N 2 O as a reactive gas to have a thickness of 10 to 100 nm (preferably, 20 to 80 nm), and for example, 60 nm. Note that the thickness of the gate insulating film 1204 is not limited to this range.
  • a gate electrode 1205 is formed over the gate insulating film 1204 (see FIG. 12B ).
  • the thickness of the gate electrode 1205 is preferably in the range of 10 to 200 nm.
  • a conductive element such as silver (Ag), gold (Au), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper (Cu), palladium (Pd), carbon (C), aluminum (Al), manganese (Mn), titanium (Ti), or tantalum (Ta), or an alloy or compound material containing such an element as its main component, or the like can be used in accordance with the application.
  • a conductive element such as silver (Ag), gold (Au), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper (Cu), palladium (Pd), carbon (C), aluminum (Al), manganese (Mn), titanium (Ti), or tantalum (Ta), or an alloy or compound material containing such an element as its main component, or the like can be
  • indium zinc oxide (IZO) in which indium oxide is mixed with zinc oxide zinc oxide (ZnO); tin oxide (SnO 2 ); or the like
  • ITO indium tin oxide
  • ITO indium tin oxide
  • ITSO indium tin silicon oxide
  • IZO indium zinc oxide
  • ZnO zinc oxide
  • tin oxide (SnO 2 ); or the like can also be used.
  • indium zinc oxide (IZO) is a transparent conductive material that is formed by sputtering using a target in which indium oxide is mixed with zinc oxide (ZnO) of 2 to 20 wt %.
  • an impurity element is added to the semiconductor region 1203 by using the gate electrode 1205 as a mask.
  • a semiconductor region exhibiting n-type conductivity can be formed by adding, for example, phosphorus (P) as an impurity element so as to be contained at a concentration of approximately 5 ⁇ 10 19 /cm 3 to 5 ⁇ 10 20 /cm 3 .
  • a semiconductor region exhibiting p-type conductivity may be formed by adding an impurity element imparting p-type conductivity.
  • the impurity element imparting n-type conductivity phosphorus (P), arsenic (As), or the like can be used.
  • the impurity element imparting p-type conductivity boron (B), aluminum (Al), gallium (Ga), or the like can be used.
  • an LDD (Lightly Doped Drain) region to which an impurity element is added at a low concentration may be formed. By forming the LDD region, a TFT with an off-state leakage current reduced can be manufactured.
  • an insulating film 1206 is formed so as to cover the gate insulating film 1204 and the gate electrode 1205 (see FIG. 12C ).
  • silicon oxide (SiO X : x>0), silicon nitride (SiN X : x>0), silicon oxynitride (SiO X N Y : x>y >0), silicon nitride oxide (SiN X O Y : x>y >0), or the like can be used appropriately.
  • the insulating film 1206 has a single-layer structure in this embodiment mode; however, it may have a laminated structure of two or more layers. Further, one or more interlayer insulating films may be provided over the insulating film 1206 as well.
  • a mask of a resist is manufactured using a photolithography step and the gate insulating film 1204 and the insulating film 1206 are etched to form an opening so as to expose a region of the semiconductor region 1203 to which the impurity element has been added.
  • a conductive film 1207 serving as an electrode is formed to be electrically connected to the semiconductor region 1203 (see FIG. 12D ).
  • a material of the conductive film a similar material to the gate electrode 1205 can be used.
  • a mask of a resist (not shown) is formed using a photolithography step and the conductive film 1207 is processed into a desired shape using the mask to form a source electrode and a drain electrode 1208 and 1209 (see FIG. 12E ).
  • etching in this embodiment mode may be performed by either plasma etching (dry etching) or wet etching; however, plasma etching is suitable for treating a large-sized substrate.
  • a top-gate thin film transistor formed using a crystalline semiconductor can be manufactured.
  • a desired circuit is formed over the glass substrate, and then a scriber is used to form a groove in the glass substrate, and pressure is applied using a breaker, so that a circuit board having thin film transistors is divided into IC chips with desired sizes and shapes.
  • the circuit board can be divided using laser processing, a cutter, or the like without using a scriber or a breaker.
  • the IC chip is formed using the crystalline semiconductor; however, the present invention is not limited to this, and an amorphous semiconductor may be used. In a circuit portion where a high speed operation is not required, an IC chip can be formed using an amorphous semiconductor.
  • the IC chip is formed using the glass substrate; therefore, the shape of the IC chip can be relatively freely decided. This is because a crystalline plane direction is not necessarily considered when the glass substrate is used, compared to the case where the shape of the IC chip is limited depending on the crystalline plane direction when a single crystalline substrate such as a silicon substrate is used. In addition, compared to the case where a silicon substrate or the like is used, the IC chip can be manufactured at lower cost in the case where a glass substrate is used, which is preferable.
  • a semiconductor device is manufactured using the IC chip which is manufactured in accordance with the above-mentioned steps or the like.
  • the methods described in Embodiment Modes 1 to 5 can be used; however, it is not limited to this. Since the shape of the IC chip manufactured in this embodiment mode can be relatively freely decided, there are various shapes of depressions in accordance with the shape of the IC chip. Since there are various shapes of IC chips and depressions as described above, IC chips having various functions can be disposed at one time and manufactured at low cost.
  • the IC chip using the glass substrate described in this embodiment mode can be combined with an IC chip using a silicon substrate. In this case, an IC chip may be formed using a silicon substrate to form a circuit portion which requires a high speed operation; while another circuit portion which does not require a high speed operation may be formed using a glass substrate.
  • a semiconductor device is manufactured with the IC chip using the glass substrate. Accordingly, the shape of the IC chip can be decided freely; therefore, the IC chips can be selectively disposed on a base even the kinds of IC chips are increased. Compared to the case of using a silicon substrate or the like, since a glass substrate is used, the IC chip can be manufactured at lower cost, which is preferable.
  • an antenna is formed over a base; thereby reducing a contact defect and suppressing the increase of resistance. In addition, a yield depending on alignment during attachment of the antenna can be prevented from being reduced.
  • a spare wiring region (lyophilic region) is formed, restoration of a defect due to the wiring can be easily performed by a droplet discharging method, and a yield can be improved. Further, by using a plurality of IC chips each categorized according to function, and an IC chip having a desired function is not required to be redesigned. Therefore, a semiconductor device of which cost is reduced can be manufactured. Since a combination of IC chips can be easily modified, a semiconductor device having a required function can be provided immediately.
  • FIG. 13A is a view showing a main body of a semiconductor device 1300 including a display portion 1303 , a power supply portion 1304 , an integrated circuit portion 1305 , and an antenna 1306 connected to the integrated circuit portion.
  • a surface of the semiconductor device may be provided with a base material formed of paper such as paper board or synthetic paper, or general plastic such as polyethylene, polypropylene, polyester, polyvinyl chloride, or cellulosic based resin, and a printed matter may be printed on the surface to display a unique design or a barcode.
  • a film having a resistance to water or a resistance to solvents may be used, and typically, polyethylene, polypropylene, polyethylene terephthalate, vinyl chloride, nylon, or the like can be used as the film.
  • FIG. 13B is a cross-sectional view taken along a line A-A′ of the semiconductor device of FIG. 13A .
  • the semiconductor device 1300 described in this embodiment mode has a structure in which a layer 1312 having a semiconductor element and a display element which includes the display portion 1303 , the power supply portion 1304 , the integrated circuit portion 1305 , and the antenna 1306 are interposed between a first base 1301 and a second base 1311 .
  • the first base 1301 and the second base 1311 are attached to each other with an adhesive agent 1313 .
  • the adhesive agent may be provided between a part of the first base and the second base or may be provided between the entire surfaces of them to attach these bases.
  • the display portion 1303 , the integrated circuit portion 1305 , and the power supply portion 1304 are insulated from one another with an insulating material.
  • a pixel of the display portion 1303 is formed from a display element such as a liquid crystal element, a light-emitting element, or an electrophoresis element.
  • a display element such as a liquid crystal element, a light-emitting element, or an electrophoresis element.
  • an active matrix type either an active matrix type or a passive matrix type can be used. Note that when the display portion is formed from a passive-matrix display element, liquid crystal element or electrophoresis element, a pixel electrode is provided on the second base 1311 .
  • the power supply portion 1304 is provided so as to supply required electric power for driving the display portion 1303 , and an ultrathin battery such as a solar battery or a lithium battery is preferably used.
  • an ultrathin battery such as a solar battery or a lithium battery is preferably used.
  • a solar battery is used as the power supply portion, a Schottky type diode, an avalanche type diode, a PIN type diode or a PN type diode each formed of silicon, germanium or the like, a diode using a compound semiconductor such as CdS or GaAs, or an element having a photoelectric conversion layer formed of an organic substance, or the like; specifically, a solar battery cell using a transparent indium tin oxide (ITO) electrode, an organic pigment (a perylene pigment: Me-PTC) vacuum deposited thereover, and a gold electrode formed thereover, or the like can be used.
  • ITO transparent indium tin oxide
  • Me-PTC organic pigment
  • a PIN photodiode includes a p-type semiconductor layer, an n-type semiconductor layer, and an i-type (intrinsic) semiconductor layer which is interposed between the p-type semiconductor layer and the n-type semiconductor layer.
  • the power supply portion 1304 is not necessarily provided particularly.
  • the integrated circuit portion 1305 is formed using a thin film semiconductor element such as a thin film transistor, a capacitor, a diode, a resistance element, or an inductor.
  • the integrated circuit portion 1305 can be formed by the method described in one of the embodiment modes in the present invention. Specifically, IC chips are formed such that shapes and sizes are exclusive, and each IC chip is disposed in an appropriate depression. The IC chips each include one or more of circuits which form the integrated circuit portion 1305 . Note that the plurality of circuits included in the integrated circuit portion are described below. The other detail is omitted here because the other embodiment modes can be referred to. As described in Embodiment Mode 3, a depression having a protruding portion may be formed in the base. Note that IC chips used for the power supply portion 1304 and the integrated circuit portion 1305 are formed using a thin film semiconductor element such as a transistor, a capacitor, a diode, a resistance element, or an inductor.
  • a thin film semiconductor element such as a transistor, a capacitor, a diode, a resistance element, or an inductor.
  • a conductive element such as gold (Au), silver (Ag), platinum (Pt), nickel (Ni), tungsten (W), chromium (Cr), molybdenum (Mo), iron (Fe), cobalt (Co), copper (Cu), palladium (Pd), carbon (C), aluminum (Al), manganese (Mn), titanium (Ti), or tantalum (Ta), or an alloy or compound material containing such an element as its main component, or the like can be used.
  • a wiring forming technique such as a winding method in which a thin wiring is mounted on a base as a film line, an embedding method in which a coil conductive wire is bonded to a integrated circuit and then embedded in the base using an ultrasonic wave, a printing method in which a thin wiring is formed using a conductive paste over the base by a silk printing, an etching method in which a conductive film formed over the base is etched to form a coil-shaped thin wiring, an electrolytic plating method in which a coil-shaped thin wiring is formed in an arbitrary region by applying an electric field, or a droplet discharging method in which a droplet is discharged to form a thin wiring can be used.
  • the antenna of this embodiment mode surrounds the display portion 1303 , the power supply portion 1304 , and the integrated circuit portion 1305 to form a coil. Accordingly, an antenna having a small winding number and a long length can be formed. In accordance with radio wave frequency which is used, the antenna is formed to have such a length that the radio wave frequency can be detected.
  • any kind of adhesive agent such as an epoxy based adhesive agent, an acrylate based adhesive agent, or a silicon based adhesive agent can be used.
  • a flexible plastic film is used as the first base 1301 and the second base 1311 .
  • plastic film polycarbonate (PC), ARTON (manufactured by JSR Co.) formed of a norbornene resin with a polar group, polyethylene terephthalate (PET), polyethersulfone (PES), polyethylene naphthalate (PEN), nylon, polyether ether ketone (PEEK), a polysulfone (PSF), polyetherimide (PEI), polyalylate (AR), polybutyrene terephthalate (PBT), polyimide, polypropylene, polypropylene sulfide, polyphenylene sulfide, polyphenylene oxide, polysulfone, polyphthalamide, or the like may be used.
  • an HT substrate manufactured by Nippon Steel Chemical Co.
  • a thickness of the second base 1311 is preferably about several hundred micrometers.
  • a semiconductor device includes an antenna 1401 , an integrated circuit portion 1402 , a display portion 1403 , and a power supply portion 1404 .
  • the integrated circuit portion 1402 includes a radio frequency circuit (an RF circuit) 1411 , a modulation circuit 1412 , a demodulation circuit 1413 , a power supply circuit 1414 , a CPU 1416 , and a memory 1417 .
  • a capacitor is incorporated in the power supply circuit 1414 , and a resonant circuit is formed with the antenna 1401 and the capacitor. Note that each IC chip may have a structure having one or plural circuits which form the integrated circuit portion 1402 .
  • the memory 1417 includes a ROM (Read Only Memory), a RAM (Random Access Memory), an EEPROM (Electrically Erasable Programmable Read Only Memory), or the like.
  • ROM Read Only Memory
  • RAM Random Access Memory
  • EEPROM Electrically Erasable Programmable Read Only Memory
  • the display portion 1403 includes a CPU 1421 , a memory 1422 , and a pixel portion 1423 .
  • a pixel of the pixel portion 1423 is formed from a display element such as a liquid crystal element, a light-emitting element, or an electrophoresis element.
  • the CPU 1421 and the memory 1422 can be formed in the IC chip.
  • the CPU 1421 in the display portion 1403 reads information stored in the memory 1417 in the integrated circuit portion 1402 based on information transmitted from the CPU 1416 in the integrated circuit portion 1402 , and stores the information in the memory 1422 in the display portion 1403 once, and controls to display a part of or all the information on the pixel portion.
  • the power supply portion 1404 is connected to the CPU 1421 in the display portion 1403 , and generates and supplies required electric power for displaying on the display portion 1403 .
  • a solar battery, a lithium battery, or the like can be used as the power supply portion 1404 .
  • the CPU 1421 and the memory 1422 in the display portion 1403 may be incorporated in the CPU 1416 and the memory 1417 in the integrated circuit portion 1402 , respectively.
  • the display of the display portion 1403 can be controlled using the CPU 1416 in the integrated circuit portion 1402 .
  • a manager of an object checks the object by using a reader/writer. Specifically, when the semiconductor device is brought close to a receiving and transmitting antenna of the reader/writer, a high frequency emitted from the antenna which is provided in the reader/writer is received by the antenna 1401 . When a radio wave of a specific frequency is received by the antenna, the capacitor of the power supply circuit is filled with electric power generated by mutual induction. The power supply circuit 1414 rectifies this electric power and stabilizes it, and supplies it to each circuit, the CPU and the memory; therefore, the integrated circuit portion is activated.
  • amplitude of the resonant circuit including the antenna 1401 and the capacitor of the power supply circuit 1414 is increased and sufficient electric power is charged in the capacitor.
  • the power supply circuit 1414 rectifies this electric power and stabilizes it, and supplies to each circuit, the CPU and the memory. Therefore, the integrated circuit portion is activated, and an interrogation signal of an original digital signal is reproduced in the demodulation circuits 1413 through the RF circuit 1411 .
  • the CPU 1416 transmits the information of the object written in the memory 1417 based on this interrogation signal.
  • the transmission of the information is performed such that a binarized data signal is modulated in the modulation circuit 1412 in the integrated circuit portion and amplified in the RF circuit 1411 to be transmitted from the antenna 1401 .
  • the transmitted data is received by the reader/writer, and the information of the object is recorded in a memory of a managing computer in a processing portion and displayed on a display portion of the managing computer.
  • a data signal is transmitted from the CPU 1416 in the integrated circuit portion 1402 to the CPU 1421 in the display portion 1403 .
  • the CPU 1421 in the display portion 1403 uses electric power from the power supply portion 1404 so that information based on this data signal is stored in the memory 1422 in the display portion and required information is displayed on the pixel portion 1423 .
  • the information stored in the integrated circuit portion in the semiconductor device can be displayed on the display portion, and the information can be transmitted to the reader/writer.
  • the semiconductor device of this embodiment mode includes the display portion, the power supply portion, and the integrated circuit portion, a part of the informational stored in the memory of the integrated circuit portion can be displayed on the display portion. Therefore, required information can be obtained by watching a wireless tag if necessary. Accordingly, a printing paper for recording information is not required, and cost can be reduced.
  • the display portion is driven using electric power which is generated in the power supply portion; therefore, eye-friendly display can be provided.
  • an IC chip having a desired function is not required to be redesigned. Therefore, a semiconductor device of which cost is reduced can be manufactured. Since a combination of IC chips can be easily modified, a semiconductor device having a required function can be provided immediately. A depression having a protruding portion is formed, so that restoration can be easily performed when a defect is generated in the IC chip or the wiring. Accordingly, a yield can be improved. In addition, a spare wiring region (lyophilic region) is formed, restoration of a defect due to a wiring can be easily performed by a droplet discharging method, and a yield can be improved.
  • An antenna is formed over the base; thereby reducing a contact defect and suppressing the increase of resistance. In addition, a yield depending on alignment during attachment of the antenna can be prevented from being reduced.
  • a semiconductor device with IC chips which uses a glass substrate, a shape of the IC chip can be decided freely; therefore, the IC chips can be selectively disposed in the base even when the kinds of IC chips are increased. Since the glass substrate is used, compared to the case of using a silicon substrate or the like, the semiconductor device can be manufactured at lower cost.
  • this embodiment mode is just one mode, and a structure, a method of use, and the like are not limited to this embodiment mode.
  • this embodiment mode can be combined as appropriate with Embodiment Modes 1 to 6.
  • a semiconductor device 1500 has a function of non-contact communication of data, and includes a power supply circuit 1501 , a clock generating circuit 1502 , a data demodulation circuit/data modulation circuit 1503 , a control circuit 1504 for controlling other circuits, an interface circuit 1505 , a memory circuit 1506 , a data bus 1507 , an antenna (antenna coil) 1508 , a sensor 1510 , a sensor circuit 1511 , and the like.
  • the power supply circuit 1501 generates various kinds of power voltages to be supplied to each circuit inside the semiconductor device 1500 , based on an AC signal inputted from the antenna 1508 .
  • the clock generating circuit 1502 generates various kinds of clock signals to be supplied to each circuit inside the semiconductor device 1500 based on the AC signal inputted from the antenna 1508 .
  • the data demodulation circuit/data modulation circuit 1503 has a function of demodulating/modulating data to communicate with a reader/writer 1509 .
  • the control circuit 1504 has a function of controlling the memory circuit 1506 .
  • the antenna 1508 has a function of transmitting/receiving an electromagnetic wave.
  • the reader/writer 1509 communicates data with the semiconductor device, and controls the process of the data.
  • the structure of the semiconductor device is not limited to the above-described structure, and for example, another element such as a limiter circuit of power supply voltage and hardware dedicated to encryption processing may be added in the semiconductor device, or the semiconductor device may have a structure in which a part of function is omitted.
  • the memory circuit 1506 has a structure including a memory element in which an organic compound layer or a phase-change layer is interposed between a pair of conductive layers. Note that the memory circuit 1506 may include only the memory element in which an organic compound layer or a phase-change layer is interposed between a pair of conductive layers. In addition, the memory circuit may include another memory circuit having a different structure.
  • the memory circuit having a different structure includes, for example, one or more selected from a DRAM, an SRAM, an FeRAM, a mask ROM, a PROM, an EPROM, an EEPROM, a flash memory, or the like.
  • the sensor 1510 is formed from an element such as a resistor element, a capacitive coupling element, an inductive coupling element, a photovoltaic element, a photoelectric conversion element, a thermoelectromotive force element, a transistor, a thermistor, or a diode.
  • the sensor circuit 1511 detects a change in impedance, reactance, inductance, voltage, or current, and performs analog/digital conversion (A/D conversion) to output a signal to the control circuit 1504 . Note that either a structure having the sensor circuit 1511 or a structure which does not have a sensor circuit may be used. In accordance with the present invention, since a function is easily added and omitted, a semiconductor device which satisfies a required function can be provided immediately.
  • a semiconductor device functioning as an RFID tag can be formed.
  • An RFID tag can be used in a wide variety of applications, and may be used by being mounted on objects such as bills, coins, securities, bearer bonds, certificates (driver's licenses, resident cards, and the like, see FIG. 16A ), containers for wrapping objects (wrapping paper, bottles, and the like, see FIG. 16C ), recording media (DVD software, video tapes, and the like, see FIG. 16B ), vehicles (bicycles and the like, see FIG. 16D ), personal belongings (bags, glasses, and the like), foods, plants, clothes, lifestyle goods, and products such as electronic devices, or shipping tags of baggage (see FIGS. 16E and 16F ).
  • the RFID tags are indicated by reference numeral 1600 in FIGS. 16A to 16F .
  • the electronic device indicates a liquid crystal display device, an EL display device, a television unit (also simply referred to as a TV, a TV receiver, or a television receiver), a cellular phone, and the like for example.
  • the above-described semiconductor device can be used for animals, human bodies, or the like.
  • the RFID tag is attached to a surface of an object, or incorporated to be fixed on an object.
  • the RFID tag may be incorporated in paper of a book, or an organic resin of a container for wrapping an object to be fixed on each object.
  • the system can have high functionality. For example, information which is recorded in an RFID tag provided in a tag is read by a reader/writer provided near a conveyor belt, then information about a distribution process or a delivery destination is read out, and inspection of merchandise or distribution of goods can be easily carried out.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
US11/650,731 2006-01-10 2007-01-08 Semiconductor device, manufacturing method of semiconductor device, and RFID tag Abandoned US20070158804A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/115,432 US8404525B2 (en) 2006-01-10 2011-05-25 Semiconductor device, manufacturing method of semiconductor device, and RFID tag

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2006002130 2006-01-10
JP2006-002130 2006-01-10

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US13/115,432 Division US8404525B2 (en) 2006-01-10 2011-05-25 Semiconductor device, manufacturing method of semiconductor device, and RFID tag

Publications (1)

Publication Number Publication Date
US20070158804A1 true US20070158804A1 (en) 2007-07-12

Family

ID=38232021

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/650,731 Abandoned US20070158804A1 (en) 2006-01-10 2007-01-08 Semiconductor device, manufacturing method of semiconductor device, and RFID tag
US13/115,432 Expired - Fee Related US8404525B2 (en) 2006-01-10 2011-05-25 Semiconductor device, manufacturing method of semiconductor device, and RFID tag

Family Applications After (1)

Application Number Title Priority Date Filing Date
US13/115,432 Expired - Fee Related US8404525B2 (en) 2006-01-10 2011-05-25 Semiconductor device, manufacturing method of semiconductor device, and RFID tag

Country Status (2)

Country Link
US (2) US20070158804A1 (zh)
CN (1) CN101000907B (zh)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008007326A2 (en) * 2006-07-10 2008-01-17 Nxp B.V. Transponder and method of producing a transponder
WO2008007327A2 (en) * 2006-07-10 2008-01-17 Nxp B.V. Integrated circuit, transponder, method of producing an integrated circuit and method of producing a transponder
WO2009147546A1 (en) * 2008-06-02 2009-12-10 Nxp B.V. Method for manufacturing an electronic device
WO2009147547A1 (en) 2008-06-02 2009-12-10 Nxp B.V. Electronic device and method of manufacturing an electronic device
US20100068998A1 (en) * 2007-02-14 2010-03-18 Emmanuel Zyambo Wireless interface
US20100182207A1 (en) * 2007-09-27 2010-07-22 Kazuhiko Miyata Antenna device, display device substrate, liquid crystal display unit, display system, method for manufacturing antenna device and method for manufacturing display device substrate
US20100214817A1 (en) * 2007-10-02 2010-08-26 Shigeki Imai Semiconductor storage device and storage system
US20100319847A1 (en) * 2009-06-23 2010-12-23 Cok Ronald S Applying chiplets to substrates
US8106486B2 (en) 2008-05-14 2012-01-31 Denso Corporation Electronic apparatus with an electrical conductor in the form of a liquid and an electrical insulator with a light-curing property
US20120028409A1 (en) * 2010-08-27 2012-02-02 Primestar Solar, Inc. Methods of forming an anisotropic conductive layer as a back contact in thin film photovoltaic devices
US8338698B2 (en) 2010-08-27 2012-12-25 Primestar Solar, Inc. Anisotropic conductive layer as a back contact in thin film photovoltaic devices
US20130078389A1 (en) * 2010-02-26 2013-03-28 Kei Nara Pattern formation method
US20140160675A1 (en) * 2012-12-10 2014-06-12 Mihir K. Roy Landside stiffening capacitors to enable ultrathin and other low-z products
US20160276552A1 (en) * 2013-04-24 2016-09-22 Osram Opto Semiconductors Gmbh Optoelectronic Semiconductor Chip and Optoelectronic Semiconductor Component
US20190035621A1 (en) * 2017-07-25 2019-01-31 Qualcomm Incorporated Shaped circuit wafers
EP3732716A4 (en) * 2017-12-29 2021-12-01 Intel Corporation MICROELECTRONIC ARRANGEMENTS
US11348897B2 (en) 2017-12-29 2022-05-31 Intel Corporation Microelectronic assemblies
US20220277987A1 (en) * 2020-11-02 2022-09-01 Micron Technology, Inc. Single crystalline silicon stack formation and bonding to a cmos wafer

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140048901A1 (en) * 2011-09-26 2014-02-20 Mitsubishi Electric Cororation Rectifier of alternating-current generator for vehicle
US9722145B2 (en) * 2015-06-24 2017-08-01 Sharp Laboratories Of America, Inc. Light emitting device and fluidic manufacture thereof
CN107564807B (zh) * 2017-08-31 2019-04-30 长江存储科技有限责任公司 一种金属栅极结构及其形成方法
CN110943077A (zh) * 2019-11-08 2020-03-31 关键禾芯科技股份有限公司 毫米波应用的多颗晶片封装结构
US11049822B1 (en) * 2019-12-20 2021-06-29 Capital One Services, Llc Systems and methods for the use of fraud prevention fluid to prevent chip fraud
US20220093480A1 (en) * 2020-09-24 2022-03-24 Intel Corporation Mold-in-mold structure to improve solder joint reliability
CN112964944B (zh) * 2021-01-29 2022-06-14 上海交通大学 集成信号处理电路的传感器及其制备方法

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6417025B1 (en) * 2001-04-02 2002-07-09 Alien Technology Corporation Integrated circuit packages assembled utilizing fluidic self-assembly
US6420266B1 (en) * 1999-11-02 2002-07-16 Alien Technology Corporation Methods for creating elements of predetermined shape and apparatuses using these elements
US6468638B2 (en) * 1999-03-16 2002-10-22 Alien Technology Corporation Web process interconnect in electronic assemblies
US6479395B1 (en) * 1999-11-02 2002-11-12 Alien Technology Corporation Methods for forming openings in a substrate and apparatuses with these openings and methods for creating assemblies with openings
US6527964B1 (en) * 1999-11-02 2003-03-04 Alien Technology Corporation Methods and apparatuses for improved flow in performing fluidic self assembly
US6606247B2 (en) * 2001-05-31 2003-08-12 Alien Technology Corporation Multi-feature-size electronic structures
US6611237B2 (en) * 2000-11-30 2003-08-26 The Regents Of The University Of California Fluidic self-assembly of active antenna
US6623579B1 (en) * 1999-11-02 2003-09-23 Alien Technology Corporation Methods and apparatus for fluidic self assembly
US20030186228A1 (en) * 2000-01-31 2003-10-02 Mcdevitt John T. Portable sensor array system
US6657289B1 (en) * 2001-07-13 2003-12-02 Alien Technology Corporation Apparatus relating to block configurations and fluidic self-assembly processes
US6665044B1 (en) * 1999-02-05 2003-12-16 Alien Technology Corporation Apparatuses and methods for forming electronic assemblies
US6680206B1 (en) * 1998-07-16 2004-01-20 Board Of Regents, The University Of Texas System Sensor arrays for the measurement and identification of multiple analytes in solutions
US6780696B1 (en) * 2000-09-12 2004-08-24 Alien Technology Corporation Method and apparatus for self-assembly of functional blocks on a substrate facilitated by electrode pairs
US20040188531A1 (en) * 2003-03-24 2004-09-30 Gengel Glenn W. RFID tags and processes for producing RFID tags
US20050164485A1 (en) * 2004-01-23 2005-07-28 Matsushita Electric Industrial Co., Ltd. Method for fabricating semiconductor device and apparatus for fabricating the same
US20050250229A1 (en) * 2004-03-12 2005-11-10 Nuggehalli Ravindra M Method of magnetic field assisted self-assembly
US7080444B1 (en) * 2002-02-28 2006-07-25 Alien Technology Corporation Apparatus for forming an electronic assembly
US20070031992A1 (en) * 2005-08-05 2007-02-08 Schatz Kenneth D Apparatuses and methods facilitating functional block deposition
US7244326B2 (en) * 2003-05-16 2007-07-17 Alien Technology Corporation Transfer assembly for manufacturing electronic devices
US7353598B2 (en) * 2004-11-08 2008-04-08 Alien Technology Corporation Assembly comprising functional devices and method of making same
US7767627B1 (en) * 1994-10-18 2010-08-03 Symyx Solutions, Inc. Combinatorial synthesis of inorganic or composite materials

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4217871A1 (de) * 1992-05-29 1993-12-02 Thomas Magnete Gmbh Elektromagnet mit mit einer Stange versehenem Anker
US5643804A (en) 1993-05-21 1997-07-01 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a hybrid integrated circuit component having a laminated body
JPH06334113A (ja) 1993-05-21 1994-12-02 Sony Corp マルチチップモジュール
JP3196434B2 (ja) 1993-06-23 2001-08-06 オムロン株式会社 マルチチップｉｃの製造方法
US5904545A (en) 1993-12-17 1999-05-18 The Regents Of The University Of California Apparatus for fabricating self-assembling microstructures
US6864570B2 (en) 1993-12-17 2005-03-08 The Regents Of The University Of California Method and apparatus for fabricating self-assembling microstructures
US5824186A (en) 1993-12-17 1998-10-20 The Regents Of The University Of California Method and apparatus for fabricating self-assembling microstructures
US5545291A (en) 1993-12-17 1996-08-13 The Regents Of The University Of California Method for fabricating self-assembling microstructures
JPH09260581A (ja) 1996-03-19 1997-10-03 Hitachi Ltd 複合半導体装置の製造方法
JP2002100726A (ja) 2000-09-25 2002-04-05 Hitachi Maxell Ltd 半導体装置及びその製造方法
JP2002366051A (ja) 2001-06-08 2002-12-20 Sanyo Electric Co Ltd 集積回路チップ及びこれを用いた表示装置
JP3908549B2 (ja) 2002-01-31 2007-04-25 大日本印刷株式会社 Ｒｆｉｄタグの製造方法
EP2866258B1 (en) 2002-05-31 2019-04-17 Socionext Inc. Semiconductor device and manufacturing method thereof
TWI234253B (en) 2002-05-31 2005-06-11 Fujitsu Ltd Semiconductor device and manufacturing method thereof
JP3938759B2 (ja) 2002-05-31 2007-06-27 富士通株式会社 半導体装置及び半導体装置の製造方法
JP2005019817A (ja) 2003-06-27 2005-01-20 Seiko Epson Corp 半導体装置及びその製造方法、回路基板並びに電子機器
EP1684338A1 (en) 2003-11-11 2006-07-26 Toray Engineering Co., Ltd. Non-contact id card and manufacturing method thereof
JP2005268705A (ja) 2004-03-22 2005-09-29 Matsushita Electric Ind Co Ltd 半導体素子の実装方法及び半導体素子実装体
JP4225237B2 (ja) 2004-04-21 2009-02-18 セイコーエプソン株式会社 有機ｅｌ装置及び有機ｅｌ装置の製造方法並びに電子機器

Patent Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7767627B1 (en) * 1994-10-18 2010-08-03 Symyx Solutions, Inc. Combinatorial synthesis of inorganic or composite materials
US6680206B1 (en) * 1998-07-16 2004-01-20 Board Of Regents, The University Of Texas System Sensor arrays for the measurement and identification of multiple analytes in solutions
US6665044B1 (en) * 1999-02-05 2003-12-16 Alien Technology Corporation Apparatuses and methods for forming electronic assemblies
US6468638B2 (en) * 1999-03-16 2002-10-22 Alien Technology Corporation Web process interconnect in electronic assemblies
US6420266B1 (en) * 1999-11-02 2002-07-16 Alien Technology Corporation Methods for creating elements of predetermined shape and apparatuses using these elements
US6479395B1 (en) * 1999-11-02 2002-11-12 Alien Technology Corporation Methods for forming openings in a substrate and apparatuses with these openings and methods for creating assemblies with openings
US6527964B1 (en) * 1999-11-02 2003-03-04 Alien Technology Corporation Methods and apparatuses for improved flow in performing fluidic self assembly
US6623579B1 (en) * 1999-11-02 2003-09-23 Alien Technology Corporation Methods and apparatus for fluidic self assembly
US20030186228A1 (en) * 2000-01-31 2003-10-02 Mcdevitt John T. Portable sensor array system
US6780696B1 (en) * 2000-09-12 2004-08-24 Alien Technology Corporation Method and apparatus for self-assembly of functional blocks on a substrate facilitated by electrode pairs
US6611237B2 (en) * 2000-11-30 2003-08-26 The Regents Of The University Of California Fluidic self-assembly of active antenna
US6417025B1 (en) * 2001-04-02 2002-07-09 Alien Technology Corporation Integrated circuit packages assembled utilizing fluidic self-assembly
US6606247B2 (en) * 2001-05-31 2003-08-12 Alien Technology Corporation Multi-feature-size electronic structures
US6657289B1 (en) * 2001-07-13 2003-12-02 Alien Technology Corporation Apparatus relating to block configurations and fluidic self-assembly processes
US7080444B1 (en) * 2002-02-28 2006-07-25 Alien Technology Corporation Apparatus for forming an electronic assembly
US20040188531A1 (en) * 2003-03-24 2004-09-30 Gengel Glenn W. RFID tags and processes for producing RFID tags
US7253735B2 (en) * 2003-03-24 2007-08-07 Alien Technology Corporation RFID tags and processes for producing RFID tags
US7244326B2 (en) * 2003-05-16 2007-07-17 Alien Technology Corporation Transfer assembly for manufacturing electronic devices
US20050164485A1 (en) * 2004-01-23 2005-07-28 Matsushita Electric Industrial Co., Ltd. Method for fabricating semiconductor device and apparatus for fabricating the same
US20050250229A1 (en) * 2004-03-12 2005-11-10 Nuggehalli Ravindra M Method of magnetic field assisted self-assembly
US7353598B2 (en) * 2004-11-08 2008-04-08 Alien Technology Corporation Assembly comprising functional devices and method of making same
US20070031992A1 (en) * 2005-08-05 2007-02-08 Schatz Kenneth D Apparatuses and methods facilitating functional block deposition

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008007327A2 (en) * 2006-07-10 2008-01-17 Nxp B.V. Integrated circuit, transponder, method of producing an integrated circuit and method of producing a transponder
WO2008007326A3 (en) * 2006-07-10 2008-03-13 Nxp Bv Transponder and method of producing a transponder
WO2008007327A3 (en) * 2006-07-10 2008-03-13 Nxp Bv Integrated circuit, transponder, method of producing an integrated circuit and method of producing a transponder
US20090283602A1 (en) * 2006-07-10 2009-11-19 Nxp B.V. Integrated Circuit Transponder, Method of Producing an Integrated Circuit and Method of Producing a Transponder
US20090294542A1 (en) * 2006-07-10 2009-12-03 Nxp B.V. Transponder and Method of Producing a Transponder
US8844826B2 (en) 2006-07-10 2014-09-30 Nxp B.V. Integrated circuit transponder, method of producing an integrated circuit and method of producing a transponder
US8448870B2 (en) 2006-07-10 2013-05-28 Nxp B.V. Transponder and method of producing a transponder
WO2008007326A2 (en) * 2006-07-10 2008-01-17 Nxp B.V. Transponder and method of producing a transponder
US8244177B2 (en) 2007-02-14 2012-08-14 Sharp Kabushiki Kaisha Wireless interface
US20100068998A1 (en) * 2007-02-14 2010-03-18 Emmanuel Zyambo Wireless interface
US20100182207A1 (en) * 2007-09-27 2010-07-22 Kazuhiko Miyata Antenna device, display device substrate, liquid crystal display unit, display system, method for manufacturing antenna device and method for manufacturing display device substrate
US8655350B2 (en) 2007-10-02 2014-02-18 Sharp Kabushiki Kaisha Semiconductor storage device and storage system
US20100214817A1 (en) * 2007-10-02 2010-08-26 Shigeki Imai Semiconductor storage device and storage system
US8106486B2 (en) 2008-05-14 2012-01-31 Denso Corporation Electronic apparatus with an electrical conductor in the form of a liquid and an electrical insulator with a light-curing property
US20110073357A1 (en) * 2008-06-02 2011-03-31 Nxp B.V. Electronic device and method of manufacturing an electronic device
US20110189824A1 (en) * 2008-06-02 2011-08-04 Nxp B.V. Method for manufacturing an electronic device
WO2009147546A1 (en) * 2008-06-02 2009-12-10 Nxp B.V. Method for manufacturing an electronic device
US8695207B2 (en) 2008-06-02 2014-04-15 Nxp B.V. Method for manufacturing an electronic device
WO2009147547A1 (en) 2008-06-02 2009-12-10 Nxp B.V. Electronic device and method of manufacturing an electronic device
WO2011005445A1 (en) * 2009-06-23 2011-01-13 Global Oled Technology Llc Applying chiplets to substrates
US20100319847A1 (en) * 2009-06-23 2010-12-23 Cok Ronald S Applying chiplets to substrates
US8425716B2 (en) 2009-06-23 2013-04-23 Global Oled Technology Llc Applying chiplets to substrates
US20130078389A1 (en) * 2010-02-26 2013-03-28 Kei Nara Pattern formation method
US8187912B2 (en) * 2010-08-27 2012-05-29 Primestar Solar, Inc. Methods of forming an anisotropic conductive layer as a back contact in thin film photovoltaic devices
US8338698B2 (en) 2010-08-27 2012-12-25 Primestar Solar, Inc. Anisotropic conductive layer as a back contact in thin film photovoltaic devices
US20120028409A1 (en) * 2010-08-27 2012-02-02 Primestar Solar, Inc. Methods of forming an anisotropic conductive layer as a back contact in thin film photovoltaic devices
EP2423969A3 (en) * 2010-08-27 2015-04-08 First Solar Malaysia SDN.BHD Methods of forming an anisotropic conductive layer as a back contact in thin film photovoltaic devices
US20140160675A1 (en) * 2012-12-10 2014-06-12 Mihir K. Roy Landside stiffening capacitors to enable ultrathin and other low-z products
US9552977B2 (en) * 2012-12-10 2017-01-24 Intel Corporation Landside stiffening capacitors to enable ultrathin and other low-Z products
US20160276552A1 (en) * 2013-04-24 2016-09-22 Osram Opto Semiconductors Gmbh Optoelectronic Semiconductor Chip and Optoelectronic Semiconductor Component
US9793447B2 (en) * 2013-04-24 2017-10-17 Osram Opto Semiconductors Gmbh Optoelectronic semiconductor chip and optoelectronic semiconductor component
US20190035621A1 (en) * 2017-07-25 2019-01-31 Qualcomm Incorporated Shaped circuit wafers
EP3732716A4 (en) * 2017-12-29 2021-12-01 Intel Corporation MICROELECTRONIC ARRANGEMENTS
US11348897B2 (en) 2017-12-29 2022-05-31 Intel Corporation Microelectronic assemblies
US20220277987A1 (en) * 2020-11-02 2022-09-01 Micron Technology, Inc. Single crystalline silicon stack formation and bonding to a cmos wafer
US11869803B2 (en) * 2020-11-02 2024-01-09 Micron Technology, Inc. Single crystalline silicon stack formation and bonding to a CMOS wafer

Also Published As

Publication number Publication date
CN101000907B (zh) 2012-05-30
US8404525B2 (en) 2013-03-26
CN101000907A (zh) 2007-07-18
US20110230015A1 (en) 2011-09-22

Similar Documents

Publication Publication Date Title
US8404525B2 (en) Semiconductor device, manufacturing method of semiconductor device, and RFID tag
JP5057767B2 (ja) 半導体装置の作製方法
JP5707373B2 (ja) 液晶表示装置
US7915058B2 (en) Substrate having pattern and method for manufacturing the same, and semiconductor device and method for manufacturing the same
US8436354B2 (en) Layer having functionality, method for forming flexible substrate having the same, and method for manufacturing semiconductor device
JP4761981B2 (ja) 半導体装置の作製方法
JP4777078B2 (ja) 半導体装置の作製方法
US7713836B2 (en) Method for forming conductive layer and substrate having the same, and method for manufacturing semiconductor device
JP4700484B2 (ja) 半導体装置の作製方法
US20100171117A1 (en) Semiconductor device and method for manufacturing the same, and electric device
US20120070956A1 (en) Method for Manufacturing Memory Element
US8242486B2 (en) Semiconductor device with liquid repellant layer
JP2007318105A (ja) 半導体装置の作製方法
US7977669B2 (en) Semiconductor memory device having a liquid-repellent layer
JP5171003B2 (ja) 半導体装置
JP4785447B2 (ja) 半導体装置の作製方法
US9006741B2 (en) Memory device in a programmed state having a memory layer comprising conductive nanoparticles coated with an organic film formed between two conductive layers
JP4864649B2 (ja) 機能性を有する層、及びそれを有する可撓性基板の形成方法、並びに半導体装置の作製方法
JP5153058B2 (ja) 半導体装置の作製方法
JP2008112981A (ja) レーザ照射装置およびレーザ照射方法
JP2008047776A (ja) 半導体装置及びその作製方法

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEMICONDUCTOR ENERGY LABORATORY CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HOSOYA, KUNIO;FUJIKAWA, SAISHI;OKAMOTO, SATOSHIRO;REEL/FRAME:018780/0466;SIGNING DATES FROM 20061213 TO 20061214

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION