TWI855124B - 具有堆疊之元件的半導體裝置及其製造方法 - Google Patents

具有堆疊之元件的半導體裝置及其製造方法 Download PDF

Info

Publication number
TWI855124B
TWI855124B TW109126302A TW109126302A TWI855124B TW I855124 B TWI855124 B TW I855124B TW 109126302 A TW109126302 A TW 109126302A TW 109126302 A TW109126302 A TW 109126302A TW I855124 B TWI855124 B TW I855124B
Authority
TW
Taiwan
Prior art keywords
gate
transistor
conductive trace
semiconductor device
stacked
Prior art date
Application number
TW109126302A
Other languages
English (en)
Chinese (zh)
Other versions
TW202121652A (zh
Inventor
拉爾斯 利布曼
傑佛瑞 史密斯
安東 德維利耶
丹尼爾 查訥姆甘姆
Original Assignee
日商東京威力科創股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商東京威力科創股份有限公司 filed Critical 日商東京威力科創股份有限公司
Publication of TW202121652A publication Critical patent/TW202121652A/zh
Application granted granted Critical
Publication of TWI855124B publication Critical patent/TWI855124B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00—Three-dimensional [3D] integrated devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0186—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/859—Complementary IGFETs, e.g. CMOS comprising both N-type and P-type wells, e.g. twin-tub
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
TW109126302A 2019-08-07 2020-08-04 具有堆疊之元件的半導體裝置及其製造方法 TWI855124B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201962883865P 2019-08-07 2019-08-07
US62/883,865 2019-08-07
US16/848,366 2020-04-14
US16/848,366 US11450671B2 (en) 2019-08-07 2020-04-14 Semiconductor apparatus having stacked devices and method of manufacture thereof

Publications (2)

Publication Number Publication Date
TW202121652A TW202121652A (zh) 2021-06-01
TWI855124B true TWI855124B (zh) 2024-09-11

Family

ID=74498172

Family Applications (1)

Application Number Title Priority Date Filing Date
TW109126302A TWI855124B (zh) 2019-08-07 2020-08-04 具有堆疊之元件的半導體裝置及其製造方法

Country Status (6)

Country Link
US (1) US11450671B2 (https=)
JP (1) JP7585593B2 (https=)
KR (1) KR102686114B1 (https=)
CN (1) CN114175248A (https=)
TW (1) TWI855124B (https=)
WO (1) WO2021025797A1 (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11469321B2 (en) * 2020-02-27 2022-10-11 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device
US11550985B2 (en) 2020-04-09 2023-01-10 Tokyo Electron Limited Method for automated standard cell design
US11714945B2 (en) 2020-04-09 2023-08-01 Tokyo Electron Limited Method for automated standard cell design
US12183738B2 (en) * 2021-01-29 2024-12-31 Samsung Electronics Co., Ltd. Cross-coupled gate design for stacked device with separated top-down gate
US11764154B2 (en) * 2021-07-30 2023-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Power rail and signal line arrangement in integrated circuits having stacked transistors
US12588249B2 (en) * 2021-08-13 2026-03-24 Samsung Electronics Co., Ltd. Integrated circuit devices including a cross-coupled structure
US11881393B2 (en) * 2021-09-29 2024-01-23 Advanced Micro Devices, Inc. Cross field effect transistor library cell architecture design
US20250048690A1 (en) * 2021-12-02 2025-02-06 Imec Vzw A complementary field-effect transistor device
US11894436B2 (en) * 2021-12-06 2024-02-06 International Business Machines Corporation Gate-all-around monolithic stacked field effect transistors having multiple threshold voltages
US20230178544A1 (en) * 2021-12-06 2023-06-08 International Business Machines Corporation Complementary field effect transistors having multiple voltage thresholds
US12218135B2 (en) 2022-01-13 2025-02-04 Tokyo Electron Limited Wiring in diffusion breaks in an integrated circuit
US20230307457A1 (en) * 2022-03-24 2023-09-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of forming the same
US12563715B2 (en) 2022-09-07 2026-02-24 International Business Machines Corporation Stacked random-access-memory with complementary adjacent cells
US12557260B2 (en) 2022-10-05 2026-02-17 International Business Machines Corporation Stacked-FET SRAM cell with bottom pFET
JP2024062873A (ja) * 2022-10-25 2024-05-10 株式会社アドバンテスト 半導体装置および半導体装置の製造方法
US12475942B2 (en) * 2022-12-01 2025-11-18 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit structure with complementary field effect transistor and memory cell and method of making thereof
US12562211B2 (en) * 2023-03-20 2026-02-24 Taiwan Semiconductor Manufacturing Company, Ltd. Power control circuit for memory circuit based on complementary field effect transistor devices
EP4576217A1 (en) * 2023-12-22 2025-06-25 IMEC vzw Sram device
KR20260012944A (ko) * 2024-07-19 2026-01-27 삼성전자주식회사 반도체 장치 및 그의 제조 방법

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200636887A (en) * 2004-12-21 2006-10-16 Intel Corp A method for constructing contact formations

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0186720B1 (fr) * 1984-12-28 1989-05-17 International Business Machines Corporation Réseau prédiffusé multifonction en technologie C. Mos
US5164612A (en) * 1992-04-16 1992-11-17 Kaplinsky Cecil H Programmable CMOS flip-flop emptying multiplexers
EP0647030A3 (en) * 1993-09-30 1995-11-08 Texas Instruments Inc Integrated circuit device.
US5528177A (en) * 1994-09-16 1996-06-18 Research Foundation Of State University Of New York Complementary field-effect transistor logic circuits for wave pipelining
KR100702011B1 (ko) * 2005-03-16 2007-03-30 삼성전자주식회사 다중 게이트 트랜지스터들을 채택하는 씨모스 에스램 셀들및 그 제조방법들
US8476689B2 (en) * 2008-12-23 2013-07-02 Augustine Wei-Chun Chang Super CMOS devices on a microelectronics system
US8574982B2 (en) 2010-02-25 2013-11-05 International Business Machines Corporation Implementing eDRAM stacked FET structure
JP5651415B2 (ja) * 2010-09-21 2015-01-14 株式会社東芝 不揮発性半導体記憶装置及びその製造方法
US8446176B1 (en) * 2011-12-15 2013-05-21 Freescale Semiconductor, Inc. Reconfigurable engineering change order base cell
US8952431B2 (en) 2013-05-09 2015-02-10 International Business Machines Corporation Stacked carbon-based FETs
GB2529582B (en) * 2013-06-25 2019-10-23 Intel Corp Monolithic three-dimensional (3D) ICs with local inter-level interconnects
JP6305067B2 (ja) * 2014-01-09 2018-04-04 株式会社東芝 半導体装置の製造方法
WO2015155656A1 (en) * 2014-04-11 2015-10-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and electronic device
KR102373263B1 (ko) * 2014-05-30 2022-03-10 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 이를 제조하기 위한 방법
US9831238B2 (en) * 2014-05-30 2017-11-28 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including insulating film having opening portion and conductive film in the opening portion
HK1243822A1 (zh) * 2014-10-10 2018-07-20 Schottky Lsi, Inc. 微电子系统中的超级cmos(scmostm)器件
US10741587B2 (en) 2016-03-11 2020-08-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, semiconductor wafer, module, electronic device, and manufacturing method the same
JP7019029B2 (ja) * 2017-08-16 2022-02-14 東京エレクトロン株式会社 Ｆｅｔデバイスのナノチャネル構造にシングルディフュージョンブレークを組み込むための方法及びデバイス
US10833078B2 (en) 2017-12-04 2020-11-10 Tokyo Electron Limited Semiconductor apparatus having stacked gates and method of manufacture thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200636887A (en) * 2004-12-21 2006-10-16 Intel Corp A method for constructing contact formations

Also Published As

Publication number Publication date
US11450671B2 (en) 2022-09-20
JP7585593B2 (ja) 2024-11-19
CN114175248A (zh) 2022-03-11
TW202121652A (zh) 2021-06-01
KR20220042421A (ko) 2022-04-05
JP2022543116A (ja) 2022-10-07
KR102686114B1 (ko) 2024-07-17
US20210043630A1 (en) 2021-02-11
WO2021025797A1 (en) 2021-02-11

Similar Documents

Publication Publication Date Title
TWI855124B (zh) 具有堆疊之元件的半導體裝置及其製造方法
KR102874195B1 (ko) Cfet를 사용하는 2행 플립플롭용 이중 교차 결합부
CN112585752B (zh) 3d逻辑和存储器的配电网络
KR102819048B1 (ko) 3개의 적층된 디바이스 데크를 갖는 cfet sram 비트 셀
JP7486058B2 (ja) 後面電力供給における交換用埋設電力レール
CN112689896B (zh) 对在三维逻辑器件中结合了堆叠晶体管的逻辑单元进行竖直布线的方法
CN107785371B (zh) 静态随机存取记忆体装置
US9099172B2 (en) Dual-port SRAM connection structure
US12002862B2 (en) Inter-level handshake for dense 3D logic integration
TW202025448A (zh) 用於製造單晶片積體式3d cmos邏輯及記憶體的架構設計及製程
CN101315928B (zh) 具有单元金氧半组件的集成电路的布局方法
CN107230492A (zh) 双端口静态随机存取记忆体单元
US20220181318A1 (en) Interdigitated device stack
TW201733025A (zh) 靜態隨機存取記憶體單元
US7423285B2 (en) Wire cross-point fet structure
TW202538860A (zh) 半導體裝置、及半導體裝置的製造方法
CN121619960A (zh) 一种半导体集成电路基本单元及其形成方法、布局