CN114175248A - 具有堆叠器件的半导体装置及其制造方法 - Google Patents
具有堆叠器件的半导体装置及其制造方法 Download PDFInfo
- Publication number
- CN114175248A CN114175248A CN202080054218.9A CN202080054218A CN114175248A CN 114175248 A CN114175248 A CN 114175248A CN 202080054218 A CN202080054218 A CN 202080054218A CN 114175248 A CN114175248 A CN 114175248A
- Authority
- CN
- China
- Prior art keywords
- transistor
- gate
- semiconductor device
- conductive trace
- gates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D88/00—Three-dimensional [3D] integrated devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
- H10D84/0186—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/85—Complementary IGFETs, e.g. CMOS
- H10D84/859—Complementary IGFETs, e.g. CMOS comprising both N-type and P-type wells, e.g. twin-tub
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201962883865P | 2019-08-07 | 2019-08-07 | |
| US62/883,865 | 2019-08-07 | ||
| US16/848,366 | 2020-04-14 | ||
| US16/848,366 US11450671B2 (en) | 2019-08-07 | 2020-04-14 | Semiconductor apparatus having stacked devices and method of manufacture thereof |
| PCT/US2020/039379 WO2021025797A1 (en) | 2019-08-07 | 2020-06-24 | Semiconductor apparatus having stacked devices and method of manufacture thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114175248A true CN114175248A (zh) | 2022-03-11 |
Family
ID=74498172
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202080054218.9A Pending CN114175248A (zh) | 2019-08-07 | 2020-06-24 | 具有堆叠器件的半导体装置及其制造方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US11450671B2 (https=) |
| JP (1) | JP7585593B2 (https=) |
| KR (1) | KR102686114B1 (https=) |
| CN (1) | CN114175248A (https=) |
| TW (1) | TWI855124B (https=) |
| WO (1) | WO2021025797A1 (https=) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11469321B2 (en) * | 2020-02-27 | 2022-10-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device |
| US11550985B2 (en) | 2020-04-09 | 2023-01-10 | Tokyo Electron Limited | Method for automated standard cell design |
| US11714945B2 (en) | 2020-04-09 | 2023-08-01 | Tokyo Electron Limited | Method for automated standard cell design |
| US12183738B2 (en) * | 2021-01-29 | 2024-12-31 | Samsung Electronics Co., Ltd. | Cross-coupled gate design for stacked device with separated top-down gate |
| US11764154B2 (en) * | 2021-07-30 | 2023-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Power rail and signal line arrangement in integrated circuits having stacked transistors |
| US12588249B2 (en) * | 2021-08-13 | 2026-03-24 | Samsung Electronics Co., Ltd. | Integrated circuit devices including a cross-coupled structure |
| US11881393B2 (en) * | 2021-09-29 | 2024-01-23 | Advanced Micro Devices, Inc. | Cross field effect transistor library cell architecture design |
| US20250048690A1 (en) * | 2021-12-02 | 2025-02-06 | Imec Vzw | A complementary field-effect transistor device |
| US11894436B2 (en) * | 2021-12-06 | 2024-02-06 | International Business Machines Corporation | Gate-all-around monolithic stacked field effect transistors having multiple threshold voltages |
| US20230178544A1 (en) * | 2021-12-06 | 2023-06-08 | International Business Machines Corporation | Complementary field effect transistors having multiple voltage thresholds |
| US12218135B2 (en) | 2022-01-13 | 2025-02-04 | Tokyo Electron Limited | Wiring in diffusion breaks in an integrated circuit |
| US20230307457A1 (en) * | 2022-03-24 | 2023-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of forming the same |
| US12563715B2 (en) | 2022-09-07 | 2026-02-24 | International Business Machines Corporation | Stacked random-access-memory with complementary adjacent cells |
| US12557260B2 (en) | 2022-10-05 | 2026-02-17 | International Business Machines Corporation | Stacked-FET SRAM cell with bottom pFET |
| JP2024062873A (ja) * | 2022-10-25 | 2024-05-10 | 株式会社アドバンテスト | 半導体装置および半導体装置の製造方法 |
| US12475942B2 (en) * | 2022-12-01 | 2025-11-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit structure with complementary field effect transistor and memory cell and method of making thereof |
| US12562211B2 (en) * | 2023-03-20 | 2026-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Power control circuit for memory circuit based on complementary field effect transistor devices |
| EP4576217A1 (en) * | 2023-12-22 | 2025-06-25 | IMEC vzw | Sram device |
| KR20260012944A (ko) * | 2024-07-19 | 2026-01-27 | 삼성전자주식회사 | 반도체 장치 및 그의 제조 방법 |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0186720A1 (fr) * | 1984-12-28 | 1986-07-09 | International Business Machines Corporation | Réseau prédiffusé multifonction en technologie C. Mos |
| US5164612A (en) * | 1992-04-16 | 1992-11-17 | Kaplinsky Cecil H | Programmable CMOS flip-flop emptying multiplexers |
| US5528177A (en) * | 1994-09-16 | 1996-06-18 | Research Foundation Of State University Of New York | Complementary field-effect transistor logic circuits for wave pipelining |
| US20100155782A1 (en) * | 2008-12-23 | 2010-06-24 | Augustine Wei-Chun Chang | Super cmos devices on a microelectronics system |
| WO2016057973A1 (en) * | 2014-10-10 | 2016-04-14 | Schottky Lsi, Inc. | Super cmos (scmostm) devices on a microelectronic system |
| US20190058036A1 (en) * | 2017-08-16 | 2019-02-21 | Tokyo Electron Limited | Method and device for incorporating single diffusion break into nanochannel structures of fet devices |
| US20190172828A1 (en) * | 2017-12-04 | 2019-06-06 | Tokyo Electron Limited | Semiconductor apparatus having stacked gates and method of manufacture thereof |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0647030A3 (en) * | 1993-09-30 | 1995-11-08 | Texas Instruments Inc | Integrated circuit device. |
| US7442634B2 (en) * | 2004-12-21 | 2008-10-28 | Intel Corporation | Method for constructing contact formations |
| KR100702011B1 (ko) * | 2005-03-16 | 2007-03-30 | 삼성전자주식회사 | 다중 게이트 트랜지스터들을 채택하는 씨모스 에스램 셀들및 그 제조방법들 |
| US8574982B2 (en) | 2010-02-25 | 2013-11-05 | International Business Machines Corporation | Implementing eDRAM stacked FET structure |
| JP5651415B2 (ja) * | 2010-09-21 | 2015-01-14 | 株式会社東芝 | 不揮発性半導体記憶装置及びその製造方法 |
| US8446176B1 (en) * | 2011-12-15 | 2013-05-21 | Freescale Semiconductor, Inc. | Reconfigurable engineering change order base cell |
| US8952431B2 (en) | 2013-05-09 | 2015-02-10 | International Business Machines Corporation | Stacked carbon-based FETs |
| GB2529582B (en) * | 2013-06-25 | 2019-10-23 | Intel Corp | Monolithic three-dimensional (3D) ICs with local inter-level interconnects |
| JP6305067B2 (ja) * | 2014-01-09 | 2018-04-04 | 株式会社東芝 | 半導体装置の製造方法 |
| WO2015155656A1 (en) * | 2014-04-11 | 2015-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and electronic device |
| KR102373263B1 (ko) * | 2014-05-30 | 2022-03-10 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 이를 제조하기 위한 방법 |
| US9831238B2 (en) * | 2014-05-30 | 2017-11-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including insulating film having opening portion and conductive film in the opening portion |
| US10741587B2 (en) | 2016-03-11 | 2020-08-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device, semiconductor wafer, module, electronic device, and manufacturing method the same |
-
2020
- 2020-04-14 US US16/848,366 patent/US11450671B2/en active Active
- 2020-06-24 WO PCT/US2020/039379 patent/WO2021025797A1/en not_active Ceased
- 2020-06-24 CN CN202080054218.9A patent/CN114175248A/zh active Pending
- 2020-06-24 JP JP2022506757A patent/JP7585593B2/ja active Active
- 2020-06-24 KR KR1020227006909A patent/KR102686114B1/ko active Active
- 2020-08-04 TW TW109126302A patent/TWI855124B/zh active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0186720A1 (fr) * | 1984-12-28 | 1986-07-09 | International Business Machines Corporation | Réseau prédiffusé multifonction en technologie C. Mos |
| US5164612A (en) * | 1992-04-16 | 1992-11-17 | Kaplinsky Cecil H | Programmable CMOS flip-flop emptying multiplexers |
| US5528177A (en) * | 1994-09-16 | 1996-06-18 | Research Foundation Of State University Of New York | Complementary field-effect transistor logic circuits for wave pipelining |
| US20100155782A1 (en) * | 2008-12-23 | 2010-06-24 | Augustine Wei-Chun Chang | Super cmos devices on a microelectronics system |
| WO2016057973A1 (en) * | 2014-10-10 | 2016-04-14 | Schottky Lsi, Inc. | Super cmos (scmostm) devices on a microelectronic system |
| US20190058036A1 (en) * | 2017-08-16 | 2019-02-21 | Tokyo Electron Limited | Method and device for incorporating single diffusion break into nanochannel structures of fet devices |
| US20190172828A1 (en) * | 2017-12-04 | 2019-06-06 | Tokyo Electron Limited | Semiconductor apparatus having stacked gates and method of manufacture thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| US11450671B2 (en) | 2022-09-20 |
| JP7585593B2 (ja) | 2024-11-19 |
| TW202121652A (zh) | 2021-06-01 |
| KR20220042421A (ko) | 2022-04-05 |
| TWI855124B (zh) | 2024-09-11 |
| JP2022543116A (ja) | 2022-10-07 |
| KR102686114B1 (ko) | 2024-07-17 |
| US20210043630A1 (en) | 2021-02-11 |
| WO2021025797A1 (en) | 2021-02-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7585593B2 (ja) | 積み重ねられたデバイスを有する半導体装置及びその製造方法 | |
| CN112585752B (zh) | 3d逻辑和存储器的配电网络 | |
| KR102874195B1 (ko) | Cfet를 사용하는 2행 플립플롭용 이중 교차 결합부 | |
| CN112689896B (zh) | 对在三维逻辑器件中结合了堆叠晶体管的逻辑单元进行竖直布线的方法 | |
| KR101896774B1 (ko) | 수직 fet 디바이스들을 갖는 정적 랜덤 액세스 메모리 디바이스 | |
| CN106469724B (zh) | 半导体装置 | |
| US20190148407A1 (en) | Semiconductor device including standard cells | |
| CN101315928B (zh) | 具有单元金氧半组件的集成电路的布局方法 | |
| KR20150081230A (ko) | 핀펫과 로컬 인터커넥트 층을 포함하는 반도체 장치 및 그 제조 방법 | |
| CN114514603A (zh) | 半导体装置 | |
| KR102874201B1 (ko) | 효율적인 3d 집적 관련 출원 데이터를 위한 매우 규칙적인 논리 설계 | |
| CN108122887A (zh) | 半导体装置 | |
| CN114514604A (zh) | 半导体装置 | |
| CN114586149A (zh) | 具有堆叠器件的半导体装置及其制造方法 | |
| CN112216695A (zh) | 半导体装置及形成半导体装置的方法 | |
| KR102650199B1 (ko) | 반도체 소자 | |
| TW202324680A (zh) | 半導體結構 | |
| JP4496094B2 (ja) | 半導体装置及び半導体集積回路 | |
| CN113161341A (zh) | 包括集成的标准单元结构的集成电路 | |
| US12494430B2 (en) | Integrated circuit devices including lower interconnect metal layers at cell boundaries and methods of forming the same | |
| CN106601732A (zh) | 鳍式场效晶体管的元件格结构 | |
| CN121619960A (zh) | 一种半导体集成电路基本单元及其形成方法、布局 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |