TWI562359B - Capping dielectric structure for transistor gates - Google Patents
Capping dielectric structure for transistor gatesInfo
- Publication number
- TWI562359B TWI562359B TW101133821A TW101133821A TWI562359B TW I562359 B TWI562359 B TW I562359B TW 101133821 A TW101133821 A TW 101133821A TW 101133821 A TW101133821 A TW 101133821A TW I562359 B TWI562359 B TW I562359B
- Authority
- TW
- Taiwan
- Prior art keywords
- dielectric structure
- transistor gates
- capping dielectric
- capping
- gates
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02167—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon carbide not containing oxygen, e.g. SiC, SiC:H or silicon carbonitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28247—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon passivation or protection of the electrode, e.g. using re-oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6656—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using multiple spacer layers, e.g. multiple sidewall spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L2029/7858—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET having contacts specially adapted to the FinFET geometry, e.g. wrap-around contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/US2011/054464 WO2013048516A1 (en) | 2011-09-30 | 2011-09-30 | Capping dielectric structure for transistor gates |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201330255A TW201330255A (zh) | 2013-07-16 |
TWI562359B true TWI562359B (en) | 2016-12-11 |
Family
ID=47996248
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW101133821A TWI562359B (en) | 2011-09-30 | 2012-09-14 | Capping dielectric structure for transistor gates |
TW105125454A TWI608613B (zh) | 2011-09-30 | 2012-09-14 | 電晶體閘極之封蓋電介質結構 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105125454A TWI608613B (zh) | 2011-09-30 | 2012-09-14 | 電晶體閘極之封蓋電介質結構 |
Country Status (7)
Country | Link |
---|---|
US (2) | US9202699B2 (zh) |
EP (1) | EP2761664A4 (zh) |
JP (1) | JP2014531770A (zh) |
KR (2) | KR20140049075A (zh) |
CN (1) | CN107039527A (zh) |
TW (2) | TWI562359B (zh) |
WO (1) | WO2013048516A1 (zh) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013048516A1 (en) | 2011-09-30 | 2013-04-04 | Intel Corporation | Capping dielectric structure for transistor gates |
EP3174106A1 (en) | 2011-09-30 | 2017-05-31 | Intel Corporation | Tungsten gates for non-planar transistors |
US9637810B2 (en) | 2011-09-30 | 2017-05-02 | Intel Corporation | Tungsten gates for non-planar transistors |
WO2013048524A1 (en) | 2011-10-01 | 2013-04-04 | Intel Corporation | Source/drain contacts for non-planar transistors |
US9087915B2 (en) | 2011-12-06 | 2015-07-21 | Intel Corporation | Interlayer dielectric for non-planar transistors |
US9034703B2 (en) * | 2012-09-13 | 2015-05-19 | International Business Machines Corporation | Self aligned contact with improved robustness |
EP2750167A1 (en) * | 2012-12-31 | 2014-07-02 | Imec | Method for tuning the effective work function of a gate structure in a semiconductor device |
EP3050103B1 (en) | 2013-09-27 | 2020-03-18 | Intel Corporation | Non-planar i/o and logic semiconductor devices having different workfunction on common substrate |
CN104979201B (zh) * | 2014-04-03 | 2018-03-06 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件的形成方法 |
CN104979199B (zh) * | 2014-04-03 | 2018-06-01 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件的形成方法 |
US9608086B2 (en) * | 2014-05-20 | 2017-03-28 | Global Foundries Inc. | Metal gate structure and method of formation |
CN106158725B (zh) * | 2015-03-26 | 2019-03-29 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构的形成方法 |
KR102432280B1 (ko) * | 2015-07-31 | 2022-08-12 | 삼성전자주식회사 | 반도체 소자 |
JP6153975B2 (ja) * | 2015-08-07 | 2017-06-28 | 株式会社日立国際電気 | 半導体装置の製造方法、基板処理システム、プログラム、記録媒体および基板処理装置 |
US9922975B2 (en) | 2015-10-05 | 2018-03-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated circuit having field-effect trasistors with dielectric fin sidewall structures and manufacturing method thereof |
US9947657B2 (en) | 2016-01-29 | 2018-04-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device and a method for fabricating the same |
JP6625200B2 (ja) | 2016-03-24 | 2019-12-25 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
US20170338325A1 (en) * | 2016-05-20 | 2017-11-23 | Globalfoundries Inc. | Method, apparatus and system for providing nitride cap layer in replacement metal gate structure |
KR102589134B1 (ko) * | 2016-12-02 | 2023-10-16 | 인텔 코포레이션 | 핀-엔드 스트레스-유도 피처들을 갖는 반도체 디바이스 |
KR20180073742A (ko) | 2016-12-22 | 2018-07-03 | 삼성디스플레이 주식회사 | 플렉서블 표시패널, 플렉서블 표시패널 제조방법, 및 플렉서블 표시패널 제조장치 |
US11114306B2 (en) * | 2018-09-17 | 2021-09-07 | Applied Materials, Inc. | Methods for depositing dielectric material |
US11069562B1 (en) | 2020-01-15 | 2021-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Passivation layer for integrated circuit structure and forming the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060046449A1 (en) * | 2004-08-27 | 2006-03-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal gate structure for mos devices |
WO2008053008A2 (en) * | 2006-10-31 | 2008-05-08 | Interuniversitair Microelektronica Centrum (Imec) | Method for manufacturing a micromachined device |
US20110156107A1 (en) * | 2009-12-30 | 2011-06-30 | Bohr Mark T | Self-aligned contacts |
Family Cites Families (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5399415A (en) * | 1993-02-05 | 1995-03-21 | Cornell Research Foundation, Inc. | Isolated tungsten microelectromechanical structures |
US6030692A (en) | 1996-09-13 | 2000-02-29 | Netpco Incorporated | Cover tape for formed tape packing system and process for making same |
JP3025478B2 (ja) | 1998-07-13 | 2000-03-27 | 松下電器産業株式会社 | 半導体装置およびその製造方法 |
US6136697A (en) | 1998-07-27 | 2000-10-24 | Acer Semiconductor Manufacturing Inc. | Void-free and volcano-free tungsten-plug for ULSI interconnection |
US6331481B1 (en) * | 1999-01-04 | 2001-12-18 | International Business Machines Corporation | Damascene etchback for low ε dielectric |
US6720261B1 (en) | 1999-06-02 | 2004-04-13 | Agere Systems Inc. | Method and system for eliminating extrusions in semiconductor vias |
US6617226B1 (en) | 1999-06-30 | 2003-09-09 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
KR20020029531A (ko) * | 2000-10-13 | 2002-04-19 | 박종섭 | 다마신 금속게이트를 이용한 반도체소자의 제조방법 |
KR20020056285A (ko) | 2000-12-29 | 2002-07-10 | 박종섭 | 반도체 소자의 게이트 제조방법 |
KR100399357B1 (ko) | 2001-03-19 | 2003-09-26 | 삼성전자주식회사 | 코발트 실리사이드를 이용한 반도체 장치 및 그 형성 방법 |
US6663956B2 (en) | 2001-04-26 | 2003-12-16 | Mitsubishi Polyerster Film, Llc | Antistatic coating and coated film |
JP3654285B2 (ja) * | 2002-10-04 | 2005-06-02 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
KR100567056B1 (ko) | 2002-12-10 | 2006-04-04 | 주식회사 하이닉스반도체 | 에스램 소자의 제조방법 |
US6873057B2 (en) * | 2003-02-14 | 2005-03-29 | United Microelectrtonics Corp. | Damascene interconnect with bi-layer capping film |
US7173305B2 (en) * | 2003-04-08 | 2007-02-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned contact for silicon-on-insulator devices |
JP4408653B2 (ja) | 2003-05-30 | 2010-02-03 | 東京エレクトロン株式会社 | 基板処理方法および半導体装置の製造方法 |
KR100487567B1 (ko) * | 2003-07-24 | 2005-05-03 | 삼성전자주식회사 | 핀 전계효과 트랜지스터 형성 방법 |
US7033931B2 (en) | 2003-08-01 | 2006-04-25 | Agere Systems Inc. | Temperature optimization of a physical vapor deposition process to prevent extrusion into openings |
US7030430B2 (en) | 2003-08-15 | 2006-04-18 | Intel Corporation | Transition metal alloys for use as a gate electrode and devices incorporating these alloys |
US6921711B2 (en) | 2003-09-09 | 2005-07-26 | International Business Machines Corporation | Method for forming metal replacement gate of high performance |
JP4447280B2 (ja) | 2003-10-16 | 2010-04-07 | リンテック株式会社 | 表面保護用シートおよび半導体ウエハの研削方法 |
US6982196B2 (en) | 2003-11-04 | 2006-01-03 | International Business Machines Corporation | Oxidation method for altering a film structure and CMOS transistor structure formed therewith |
US7361958B2 (en) | 2004-09-30 | 2008-04-22 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
TWI277210B (en) | 2004-10-26 | 2007-03-21 | Nanya Technology Corp | FinFET transistor process |
US7230296B2 (en) | 2004-11-08 | 2007-06-12 | International Business Machines Corporation | Self-aligned low-k gate cap |
US7282766B2 (en) | 2005-01-17 | 2007-10-16 | Fujitsu Limited | Fin-type semiconductor device with low contact resistance |
KR100585178B1 (ko) | 2005-02-05 | 2006-05-30 | 삼성전자주식회사 | 금속 게이트 전극을 가지는 FinFET을 포함하는반도체 소자 및 그 제조방법 |
US7224033B2 (en) | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
KR100578818B1 (ko) | 2005-02-24 | 2006-05-11 | 삼성전자주식회사 | 핀 전계 효과 트랜지스터 및 이의 형성 방법 |
US7585704B2 (en) | 2005-04-01 | 2009-09-08 | International Business Machines Corporation | Method of producing highly strained PECVD silicon nitride thin films at low temperature |
KR100653711B1 (ko) | 2005-11-14 | 2006-12-05 | 삼성전자주식회사 | 쇼트키 배리어 핀 펫 소자 및 그 제조방법 |
KR100841094B1 (ko) | 2005-12-20 | 2008-06-25 | 주식회사 실트론 | 실리콘 웨이퍼 연마장치, 이에 이용되는 리테이닝어셈블리, 및 이를 이용한 실리콘 웨이퍼 평평도 보정방법 |
US7276417B2 (en) | 2005-12-28 | 2007-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid STI stressor with selective re-oxidation anneal |
WO2007105611A1 (ja) | 2006-03-15 | 2007-09-20 | Shin-Etsu Polymer Co., Ltd. | 保持治具、半導体ウエハの研削方法、半導体ウエハの保護構造及びこれを用いた半導体ウエハの研削方法、並びに半導体チップの製造方法 |
KR20070122319A (ko) | 2006-06-26 | 2007-12-31 | 삼성전자주식회사 | 반도체 소자 및 그 제조 방법 |
US7517764B2 (en) | 2006-06-29 | 2009-04-14 | International Business Machines Corporation | Bulk FinFET device |
US7968425B2 (en) | 2006-07-14 | 2011-06-28 | Micron Technology, Inc. | Isolation regions |
KR100818433B1 (ko) | 2006-09-05 | 2008-04-01 | 동부일렉트로닉스 주식회사 | 완전 실리사이드 게이트 구조를 갖는 모스 트랜지스터 및그 제조 방법 |
US7456471B2 (en) | 2006-09-15 | 2008-11-25 | International Business Machines Corporation | Field effect transistor with raised source/drain fin straps |
US7667271B2 (en) | 2007-04-27 | 2010-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin field-effect transistors |
US8450165B2 (en) | 2007-05-14 | 2013-05-28 | Intel Corporation | Semiconductor device having tipless epitaxial source/drain regions |
US20080290380A1 (en) | 2007-05-24 | 2008-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device with raised spacers |
KR100903383B1 (ko) | 2007-07-31 | 2009-06-23 | 주식회사 하이닉스반도체 | 일함수가 조절된 게이트전극을 구비한 트랜지스터 및 그를구비하는 메모리소자 |
KR101197459B1 (ko) | 2007-08-10 | 2012-11-09 | 다이니폰 인사츠 가부시키가이샤 | 하드 코트 필름 |
US7598147B2 (en) | 2007-09-24 | 2009-10-06 | International Business Machines Corporation | Method of forming CMOS with Si:C source/drain by laser melting and recrystallization |
DE102008030854B4 (de) * | 2008-06-30 | 2014-03-20 | Advanced Micro Devices, Inc. | MOS-Transistoren mit abgesenkten Drain- und Source-Bereichen und nicht-konformen Metallsilizidgebieten und Verfahren zum Herstellen der Transistoren |
US7939863B2 (en) * | 2008-08-07 | 2011-05-10 | Texas Instruments Incorporated | Area efficient 3D integration of low noise JFET and MOS in linear bipolar CMOS process |
JP2010050215A (ja) | 2008-08-20 | 2010-03-04 | Toshiba Corp | 半導体装置 |
US8153526B2 (en) | 2008-08-20 | 2012-04-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | High planarizing method for use in a gate last process |
JP5561166B2 (ja) | 2008-09-05 | 2014-07-30 | 旭硝子株式会社 | 粘着体、粘着シートおよびその用途 |
DE102008059500B4 (de) | 2008-11-28 | 2010-08-26 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zur Herstellung eines Mehr-Gatetransistors mit homogen silizidierten Stegendbereichen |
US8227867B2 (en) | 2008-12-23 | 2012-07-24 | International Business Machines Corporation | Body contacted hybrid surface semiconductor-on-insulator devices |
US8497528B2 (en) | 2010-05-06 | 2013-07-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for fabricating a strained structure |
JP5493096B2 (ja) * | 2009-08-06 | 2014-05-14 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
US8304841B2 (en) | 2009-09-14 | 2012-11-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate transistor, integrated circuits, systems, and fabrication methods thereof |
US8530971B2 (en) | 2009-11-12 | 2013-09-10 | International Business Machines Corporation | Borderless contacts for semiconductor devices |
US20110147851A1 (en) | 2009-12-18 | 2011-06-23 | Thomas Christopher D | Method For Depositing Gate Metal For CMOS Devices |
US8779530B2 (en) | 2009-12-21 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate structure of a field effect transistor |
US8313999B2 (en) * | 2009-12-23 | 2012-11-20 | Intel Corporation | Multi-gate semiconductor device with self-aligned epitaxial source and drain |
US20110147831A1 (en) | 2009-12-23 | 2011-06-23 | Steigerwald Joseph M | Method for replacement metal gate fill |
US8334184B2 (en) | 2009-12-23 | 2012-12-18 | Intel Corporation | Polish to remove topography in sacrificial gate layer prior to gate patterning |
KR101675373B1 (ko) | 2010-03-24 | 2016-11-11 | 삼성전자주식회사 | 반도체 소자 및 그 제조 방법 |
US8492852B2 (en) | 2010-06-02 | 2013-07-23 | International Business Machines Corporation | Interface structure for channel mobility improvement in high-k metal gate stack |
US8278173B2 (en) * | 2010-06-30 | 2012-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating gate structures |
KR101703096B1 (ko) * | 2010-09-02 | 2017-02-07 | 삼성전자 주식회사 | 반도체 장치의 제조방법 |
US8466473B2 (en) | 2010-12-06 | 2013-06-18 | International Business Machines Corporation | Structure and method for Vt tuning and short channel control with high k/metal gate MOSFETs |
US8637359B2 (en) * | 2011-06-10 | 2014-01-28 | International Business Machines Corporation | Fin-last replacement metal gate FinFET process |
US8466027B2 (en) * | 2011-09-08 | 2013-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicide formation and associated devices |
US8557666B2 (en) * | 2011-09-13 | 2013-10-15 | GlobalFoundries, Inc. | Methods for fabricating integrated circuits |
US9637810B2 (en) | 2011-09-30 | 2017-05-02 | Intel Corporation | Tungsten gates for non-planar transistors |
EP3174106A1 (en) | 2011-09-30 | 2017-05-31 | Intel Corporation | Tungsten gates for non-planar transistors |
WO2013048516A1 (en) | 2011-09-30 | 2013-04-04 | Intel Corporation | Capping dielectric structure for transistor gates |
WO2013048524A1 (en) | 2011-10-01 | 2013-04-04 | Intel Corporation | Source/drain contacts for non-planar transistors |
US9087915B2 (en) | 2011-12-06 | 2015-07-21 | Intel Corporation | Interlayer dielectric for non-planar transistors |
US20130334713A1 (en) | 2011-12-22 | 2013-12-19 | Dingying D. Xu | Electrostatic discharge compliant patterned adhesive tape |
-
2011
- 2011-09-30 WO PCT/US2011/054464 patent/WO2013048516A1/en active Application Filing
- 2011-09-30 US US13/992,598 patent/US9202699B2/en active Active
- 2011-09-30 JP JP2014533283A patent/JP2014531770A/ja active Pending
- 2011-09-30 CN CN201610915037.6A patent/CN107039527A/zh active Pending
- 2011-09-30 EP EP11873523.2A patent/EP2761664A4/en not_active Withdrawn
- 2011-09-30 KR KR20147007165A patent/KR20140049075A/ko active Search and Examination
- 2011-09-30 KR KR1020157015842A patent/KR101735976B1/ko active IP Right Grant
-
2012
- 2012-09-14 TW TW101133821A patent/TWI562359B/zh active
- 2012-09-14 TW TW105125454A patent/TWI608613B/zh active
-
2015
- 2015-10-28 US US14/925,741 patent/US9490347B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060046449A1 (en) * | 2004-08-27 | 2006-03-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Metal gate structure for mos devices |
WO2008053008A2 (en) * | 2006-10-31 | 2008-05-08 | Interuniversitair Microelektronica Centrum (Imec) | Method for manufacturing a micromachined device |
US20110156107A1 (en) * | 2009-12-30 | 2011-06-30 | Bohr Mark T | Self-aligned contacts |
Also Published As
Publication number | Publication date |
---|---|
TW201330255A (zh) | 2013-07-16 |
TW201717392A (zh) | 2017-05-16 |
JP2014531770A (ja) | 2014-11-27 |
CN107039527A (zh) | 2017-08-11 |
KR20140049075A (ko) | 2014-04-24 |
US20160049499A1 (en) | 2016-02-18 |
KR20150074215A (ko) | 2015-07-01 |
KR101735976B1 (ko) | 2017-05-15 |
CN103828057A (zh) | 2014-05-28 |
EP2761664A4 (en) | 2015-06-17 |
TWI608613B (zh) | 2017-12-11 |
US20130248952A1 (en) | 2013-09-26 |
WO2013048516A1 (en) | 2013-04-04 |
US9490347B2 (en) | 2016-11-08 |
US9202699B2 (en) | 2015-12-01 |
EP2761664A1 (en) | 2014-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI562359B (en) | Capping dielectric structure for transistor gates | |
ZA201306051B (en) | Gate mechanism | |
GB2506314B (en) | Insulated gate bipolar transistor | |
GB2505135B (en) | Gate drive circuit | |
GB2506075B (en) | Insulated gate bipolar transistor | |
IL231194A (en) | A water barrier gate | |
EP2761662A4 (en) | TUNGSTEN GRIDS FOR NON-PLANE TRANSISTORS | |
EP2688208A4 (en) | GATE CONTROL DEVICE | |
GB2503172B (en) | Split gate valve | |
EP2815053A4 (en) | PORTAL | |
PL2622163T3 (pl) | Składane drzwi zwłaszcza do garażu | |
PL3296500T3 (pl) | Brama | |
HK1182682A1 (zh) | 電梯出入口裝置 | |
EP2763299A4 (en) | GATE DRIVE CIRCUIT | |
PL2594713T3 (pl) | Otwieracz do drzwi | |
PL2557264T3 (pl) | Brama sekcyjna | |
EP2744958A4 (en) | BARRIER LOCK | |
PL2602416T3 (pl) | Urządzenie łączące do chowanych drzwi przesuwnych | |
PL2514889T3 (pl) | Urządzenie do otwierania drzwi | |
EP2771531A4 (en) | ACCESS DOORS | |
HK1177814A1 (zh) | 使用後柵極工藝製造的場控晶體管結構 | |
PL2703594T3 (pl) | Brama rolowana segmentowa | |
PT2702208E (pt) | Porta de eclusa | |
GB201102376D0 (en) | Doors | |
GB201106772D0 (en) | Transistors |