TWI411009B - 電介質膜及其形成方法 - Google Patents
電介質膜及其形成方法 Download PDFInfo
- Publication number
- TWI411009B TWI411009B TW095103702A TW95103702A TWI411009B TW I411009 B TWI411009 B TW I411009B TW 095103702 A TW095103702 A TW 095103702A TW 95103702 A TW95103702 A TW 95103702A TW I411009 B TWI411009 B TW I411009B
- Authority
- TW
- Taiwan
- Prior art keywords
- species
- nitriding
- radical
- oxide film
- mixed gas
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims description 26
- 239000007789 gas Substances 0.000 claims description 54
- 150000003254 radicals Chemical class 0.000 claims description 48
- 238000005121 nitriding Methods 0.000 claims description 42
- 238000000137 annealing Methods 0.000 claims description 33
- 229910052757 nitrogen Inorganic materials 0.000 claims description 29
- 230000015572 biosynthetic process Effects 0.000 claims description 25
- 239000000758 substrate Substances 0.000 claims description 24
- 229910001925 ruthenium oxide Inorganic materials 0.000 claims description 23
- WOCIAKWEIIZHES-UHFFFAOYSA-N ruthenium(iv) oxide Chemical compound O=[Ru]=O WOCIAKWEIIZHES-UHFFFAOYSA-N 0.000 claims description 23
- 150000004767 nitrides Chemical class 0.000 claims description 13
- 239000004065 semiconductor Substances 0.000 claims description 12
- -1 ion radicals Chemical class 0.000 claims description 10
- 150000002500 ions Chemical class 0.000 claims description 10
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims description 9
- 229910052707 ruthenium Inorganic materials 0.000 claims description 9
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 7
- 229910000420 cerium oxide Inorganic materials 0.000 claims description 6
- 239000011261 inert gas Substances 0.000 claims description 6
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 claims description 6
- 230000005284 excitation Effects 0.000 claims description 4
- ROZSPJBPUVWBHW-UHFFFAOYSA-N [Ru]=O Chemical class [Ru]=O ROZSPJBPUVWBHW-UHFFFAOYSA-N 0.000 claims 1
- 238000009792 diffusion process Methods 0.000 abstract description 10
- 238000009826 distribution Methods 0.000 abstract description 10
- 230000006866 deterioration Effects 0.000 abstract description 8
- 230000002265 prevention Effects 0.000 abstract 2
- DYCJFJRCWPVDHY-LSCFUAHRSA-N NBMPR Chemical compound O[C@@H]1[C@H](O)[C@@H](CO)O[C@H]1N1C2=NC=NC(SCC=3C=CC(=CC=3)[N+]([O-])=O)=C2N=C1 DYCJFJRCWPVDHY-LSCFUAHRSA-N 0.000 abstract 1
- 239000010408 film Substances 0.000 description 79
- 210000002381 plasma Anatomy 0.000 description 35
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 9
- 230000008569 process Effects 0.000 description 8
- 238000009413 insulation Methods 0.000 description 6
- 238000004458 analytical method Methods 0.000 description 5
- 229910052732 germanium Inorganic materials 0.000 description 5
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 5
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 5
- 229910001936 tantalum oxide Inorganic materials 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 238000011084 recovery Methods 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- 239000012792 core layer Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000001228 spectrum Methods 0.000 description 2
- 239000007921 spray Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 229910007991 Si-N Inorganic materials 0.000 description 1
- 229910006294 Si—N Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- YBMRDBCBODYGJE-UHFFFAOYSA-N germanium oxide Inorganic materials O=[Ge]=O YBMRDBCBODYGJE-UHFFFAOYSA-N 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 239000010410 layer Substances 0.000 description 1
- 238000010899 nucleation Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- PVADDRMAFCOOPC-UHFFFAOYSA-N oxogermanium Chemical compound [Ge]=O PVADDRMAFCOOPC-UHFFFAOYSA-N 0.000 description 1
- 238000001420 photoelectron spectroscopy Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000009257 reactivity Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 1
- RUDFQVOCFDJEEF-UHFFFAOYSA-N yttrium(III) oxide Inorganic materials [O-2].[O-2].[O-2].[Y+3].[Y+3] RUDFQVOCFDJEEF-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
- H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/26—Web or sheet containing structurally defined element or component, the element or component having a specified physical dimension
- Y10T428/263—Coating layer not in excess of 5 mils thick or equivalent
- Y10T428/264—Up to 3 mils
- Y10T428/265—1 mil or less
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Crystallography & Structural Chemistry (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Chemical Vapour Deposition (AREA)
Description
本發明係關於一種矽基板上所形成的氧化膜、氮化膜或氧氮化膜等電介質膜及其形成方法,與利用此等電介質膜之半導體裝置及其製造方法。
對於MOS(金屬膜電極/矽氧化物電介質膜/矽基板)電晶體閘極絕緣膜之矽氧化物電介質膜(以後,稱為氧化矽膜),要求具有低漏電流特性、低界面準位密度、低臨界值電壓移位、低臨界值偏異特性等各種高絕緣特性與高信賴性。
另外,對於p形MOS電晶體之金屬膜電極,一般使用雜摻B(硼)之聚矽(pol-Si),此B於矽氧化物電介質膜中進行擴散,到達形成通道之矽基板。
若B擴散至氧化矽膜中或通道時,將發生造成臨界值電壓移位或臨界值電壓偏異之問題。
雖然半導體元件之高性能化能夠藉由材料之微細化而逐步達成,也因此,氧化矽膜之厚度必須予以極薄化,B之擴散便不容忽視。因而,有人提案一種進行氧化矽膜之氮化以防止B擴散的方法(參照非專利文獻1,G.Lucovsky,D.R.Lee,S.V.Hattangady,H.Niimi,Z.Jing,C.Parker and J.R.Hauser,Jpn.J.Appl.Phys.34(1995)6827.)。
於800℃左右,使用NO或N2
O氣體進行氮化之方法的話,氧化矽膜並未被氮化,而是矽基板被氮化,N分布於氧化矽膜/矽基板界面(參照非專利文獻2,K.Kawase,J.Tanimura,H.Kurokawa,K.Kobayashi,A.Teramoto,T.Ogata and M.Inoue,Materials Science in Semiconductor Processing 2(1999)225.)。
利用此方法,雖然能防止B對矽基板之擴散,但是,B對氧化矽膜中之擴散則無法避免,另外,界面之N將引起NBTI(外加負偏壓時之臨界值電壓移位)特性劣化之問題。(參照非專利文獻3,N.Kimizuka,K.Yamaguchi,K.Imai,T.Iisuka,C.T.Liu,R.C.Keller and T.Horiuchi,Symp.VLSI Tech.2000,p.92)。因此,能夠將N僅導入氧化膜表面側之自由基氧化膜備受矚目。
自由基氧化係一種將微波照射於被Ar氣體稀釋的N2
氣後生成電漿,藉由具有高反應性之自由基而將氧化矽膜予以氮化的方法。
由於利用此方法所作成的氧化矽膜係將N導入表面側,具有防止B擴散至氧化矽膜中,同時,抑制NBTI特性劣化之效果。
但是,隨著材料之微細化,氧化矽膜之厚度為1.5nm以下之超極薄膜逐漸成為必要的。因此,使N完全不導入氧化矽膜/矽基板界面變得非常困難,NBTI特性之劣化已成為問題。
如第1(a)圖所示,於Ar/N2
自由基氧氮化膜之XPS N1s核層能階光譜中,除了顯示Si3
≡N鍵結(N之3條鍵結端全部與Si鍵結)之波峰以外,於高鍵結能量側觀測到有關另一鍵結(此後,稱為Nh i g h
)的波峰。由於此波峰也於將Si基板予以Ar/N2
自由基氮化的SiN膜中被檢測出(第1(b)圖),雖然得知並非與O之鍵結,而是Si與N之鍵結,無法形成Si3
≡N之不穩定鍵結。另外,從習知利用NO氣體予以熱氮化之氧化矽膜(第1(c)圖)或利用CVD成膜的Si3
N4
膜(第1(d)圖)則完全未觀察到自由基氮化所特有之鍵結。
於此等二鍵結狀態下之N氧化矽膜中的深度分布成為如第2(a)圖所示,由於顯示完全不同的分布,至少二種氮化種與氮化有關。
另外,一般而言,若電晶體之閘極絕緣膜曝露於電漿中時,將使高能量之電子受損。因此,因O2
後退火所引起的回復成為必要的。但是,若進行O2
後退火時,如第2(b)圖或是第2圖Si3
≡N分布尾部放大圖的第3圖所示,由於Si3
≡N分布向界面側蔓延,此成為引起NBTI特性劣化之原因。此係由於O2
切斷Si-N鍵,已游離的N之一部分移向界面側。
另一方面,關於Nh i g h
,如第2(b)圖、第3圖所示,藉由O2
後退火而完全加以去除。另外,如第4圖所示,藉由真空中500℃以上之退火,完全去除為可能的。
然而,相較於形成Si3
≡N之氮化種,由於形成Nh i g h
之氮化種滲入至更深處,一旦基底之氧化矽膜變薄時,將到達界面。
但是,由顯示於第5(b)圖之深度分布的基底膜厚依存性可明確得知,Nh i g h
於氧化矽膜/矽基板界面並無法存在。
另外,如第5(a)圖所示,一旦基底膜厚變薄時,Si3
≡N分布之尾部將拖長尾巴,相反地,變得容易導入界面。
亦即,如第6圖所示,得知形成Nh i g h
之氮化種(以後稱為Nβ
)較表面上形成Si3
≡N之氮化種(以後稱為Nα
)更快到達界面,於界面附近形成Si3
≡N。此界面附近之N引起NBTI特性之劣化。
即使藉由退火而能夠去除Nh i g h
,形成Nh i g h
的氮化種Nβ
之存在仍為問題。
若使成膜溫度達到500℃以上時,雖然Nh i g h
並不存在於膜中,由於Nβ
存在而將於氧化矽膜中進行擴散,界面附近之Si3
≡N形成則無法避免。
寧可成膜溫度為高的,Nβ
之擴散將被加速,界面附近之Si3
≡N形成量將增加。
另外,雖然Nh i g h
無法形成穩定的Si3
≡N,其處於不穩定之鍵結狀態,但是,若藉由退火進行脫離時,其後將生成起因於矽懸鍵的固定電荷。因此,將成為使漏電流增加等、絕緣特性劣化之主因。因而,強烈期望於電漿中不存在形成Nh i g h
之氮化種的條件下進行成膜。
本發明係為了解決該問題點所作成的,其目的在於提供一種電介質膜及其形成方法,其能夠抑制於形成Nh i g h
之氮化種電漿中的生成,防止Nh i g h
於氧化矽膜中的形成與界面附近之Si3
≡N形成。
為了達成該目的,於本發明中,一種矽表面上所形成的電介質膜中,其特徵為:該電介質膜表面之N濃度為3原子%以上,並且,存在於該矽表面與電介質膜界面之N濃度為0.1原子%以下,其膜厚為2nm以下。
另外,於本發明中,一種半導體裝置,其具備:矽基板、於矽基板表面上所形成的電介質膜與於電介質膜上所形成的電極;及其特徵為:該電介質膜表面之N濃度為3原子%以上,並且,存在於該矽表面與電介質膜界面之N濃度為0.1原子%以下,其膜厚為2nm以下。
另外,於本發明中,一種電介質膜之形成方法,其特徵為含有:於矽基板表面上形成氧化矽膜的步驟;及曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而改變該氧化矽膜表面的步驟。
另外,於本發明中,一種半導體裝置之製造方法,其特徵為含有:於矽基板表面上形成氧化矽膜的步驟;曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而改變該氧化矽膜表面的步驟;及於該已改變的氧化矽膜表面上形成閘極電極的步驟。
其中,該氮化性自由基種較宜選自由N自由基、N+
離子自由基、N2
自由基、N2 +
離子自由基、NH自由基與NH+
離子自由基所組成之群組中的至少一種自由基。
另外,該氮化性自由基係藉由例如Ar與NH3
之混合氣體、Xe與N2
之混合氣體、Kr與N2
之混合氣體、Xe與NH3
之混合氣體、Kr與NH3
之混合氣體、Ar與N2
與H2
之混合氣體、Xe與N2
與H2
之混合氣體或Kr與N2
與H2
之混合氣體中形成微波電漿所形成的。
另外,曝露於氮化性自由基而改變該氧化矽膜表面的步驟較宜不伴隨600℃以上之後退火。
如此方式,於本發明中,為了減低於形成Nh i g h
之氮化種電漿中的生成效率,使用NH3
氣體取代N2
,進行因Ar/NH3
氣體所造成的自由基氮化。
或是,為了減低於形成Nh i g h
之氮化種電漿中的生成效率,使用Xe或Kr氣體取代Ar,進行因Xe/N2
氣體或Kr/N2
氣體所造成的自由基氮化。
或是,為了減低於形成Nh i g h
之氮化種電漿中的生成效率,使用NH3
取代N2
,使用Xe氣體或Kr氣體取代Ar,進行因Xe/NH3
氣體或Kr/NH3
氣體所造成的自由基氮化。
或是,為了減低於形成Nh i g h
之氮化種電漿中的生成效率,將H2
添加於Ar/N2
、Xe/N2
或Kr/N2
中,進行因Ar/N2
/H2
、Xe/N2
/H2
或Kr/N2
/H2
氣體所造成的自由基氮化。
利用此等方法,如第7(a)~(e)圖所示,能夠使Nh i g h
之形成得以迅速減少。其中,(a)係使用N2
/Ar電漿之情形;(b)係使用NH3
/Ar電漿之情形;(c)係使用N2
/Xe電漿之情形;(d)係使用NH3
/Xe電漿之情形;(e)係使用Kr/N2
電漿之情形。
第8圖係於使用各氣體而使氮化時間改變時,將Si3
≡N之形成量作為橫軸、將Nh i g h
之形成量作為縱軸進行作圖。顯示於形成為了防止B擴散所必要的Si3
≡N時,若使用NH3
/Ar、N2
/Xe、NH3
/Xe、Kr/N2
等氣體時,較Ar/N2
更減少Nh i g h
之形成量。藉此,如第9(a)與(b)圖所示,使界面附近之Si3
≡N的形成量得以減低(無Si3
≡N分布尾部拖長)成為可能。
另外,防止因O2
退火所造成的Si3
≡N分布向界面側擴散,並且,能將Nh i g h
予以完全去除,最低限之退火條件係於真空中或非活性氣體中之500~600℃退火。
其係依下列事實所決定的:如第4圖所示,於500℃以上,Nh i g h
將完全消滅;如第10圖所示,於600℃以下之真空退火,完全無Si3
≡N分布向界面側之擴散。
另外,由於下一步驟之poly-Si CVD成膜溫度約為500~600℃,其係一般之溫度,藉由以poly-Si成膜之預退火兼用,能省略後退火步驟。
但是,為了利用如此之退火條件,不會對閘極絕緣膜造成損害為必須的。因而,電子溫度必須使用1eV以下的電漿。
使用RLSA(輻射線槽孔天線)所生成的電漿之情形,能夠生成Ar為1eV以下、Xe為0.5eV以下、Kr為0.7eV以下之極低電子溫度的電漿。如第11圖所示,利用平行平板電極所生成的電漿的話,損害為大的,但是,利用RLSA所生成的電漿的話,則無損害,C-V曲線之磁滯、臨界值之移位與漏電流之增加等問題幾乎不會發生。
因而,使用RLSA,利用Xe/N2
、Kr/N2
、Ar/NH3
、Xe/NH3
、Kr/NH3
、Ar/N2
/H2
、Xe/N2
/H2
、Kr/N2
/H2
氣體,使電漿產生後進行自由基氮化,若於500~600℃以下之真空或非活性氣體中進行後退火的話,相較於Ar/N2
氣體之情形,形成Nh i g h
之氮化種Nβ
將變少,能抑制界面之Si3
≡N形成。另外,由於也可以不進行O2
後退火,能夠防止向Si3
≡N界面側之擴散,並且,完全去除Nh i g h
成為可能的。
還有,不受使用RLSA生成的電漿所限制,即使利用其他方法所生成的電漿,只要電子溫度為1 eV以下的話即可。
若根據本發明的話,藉由減低形成Nh i g h
之氮化種電漿中的生成效率,減低界面附近之Si3
≡N形成量,能夠抑制NBTI特性之劣化。
另外,由於減低Nh i g h
形成量,也能夠抑制因退火而於Nh i g h
已脫離的痕跡上所形成的固定電荷之生成,實現了漏電流之減低或絕緣破壞壽命之減低等、絕緣特性之提昇。
藉此,將氧化矽膜予以薄膜化成為可能,實現超LSI之高性能化。
顯示有關本發明實施形態1之電介質膜形成步驟與使用相關電介質膜的半導體裝置之製程。
如第12圖所示,於處理室10內,將處理基板1設置於試料台2上。藉由加熱機構3而使基板溫度達到400℃。處理室10係藉由排氣泵11進行排氣,連接稀有氣體回收裝置12。
根據微波產生器20所產生的微波係通過導波管21而導入RLSA 22。於RLSA 22下方設置電介質板23,另外,製程氣體13被導入其正下方,藉由微波而產生電子溫度1eV以下的電漿。利用此電漿生成的自由基係通過噴淋板24而向基板1之方向進行擴散,使基板1得以進行面內均勻的氮化。並未使用噴淋板24,即使從製程氣體導入口14導入氣體,也不會對Nh i g h
減低效果造成影響。製程氣體可以使用Xe/N2
、Kr/N2
、Ar/NH3
、Xe/NH3
、Kr/NH3
、Ar/N2
/H2
、Xe/N2
/H2
、Kr/N2
/H2
之任一種組合。
基板1之加熱係於400℃以下進行的。雖然不進行後退火,於下一步驟之poly-Si CVD爐內,於真空或非活性氣體中,500~600℃下予以退火,接著,進行poly-Si之成膜。雖然此500~600℃之退火係完全去除Nh i g h
所必要的步驟,但是,藉由以poly-Si成膜之預退火兼用而刪減步驟數。若使用poly-Si以外之電極的情形,其他方法之500~600℃的退火為必要的。
若根據本發明的話,藉由減低形成Nh i g h
之氮化種電漿中的生成效率,使得減低界面附近之Si3
≡N形成量,抑制NBTI特性之劣化成為可能。另外,為了減低Nh i g h
形成量,也能夠抑制因退火而於Nh i g h
已脫離的痕跡上所形成的固定電荷之生成,實現了漏電流之減低或絕緣破壞壽命之減低等絕緣特性之提昇。藉此,本發明能進行氧化矽膜之薄膜化,可適用於能實現高性能化之超LSI。
1...處理基板
2...試料台
3...加熱機構
10...處理室
11...排氣泵
12...稀有氣體回收裝置
13...製程氣體導入口
14...製程氣體導入口
20...微波產生器
21...導波管
22...RLSA
23...電介質板
24...噴淋板
第1圖係顯示根據Ar/N2
電漿,(a)進行自由基氮化的氧化矽膜表面,(b)進行矽基板之自由基氮化而形成的SiN膜表面,(c)經NO氣體所熱氮化的氧化矽膜表面,(d)利用熱CVD所形成的Si3
N4
膜表面的XPS N1s核層能階光電子光譜圖。
第2(a)及(b)圖係顯示根據Ar/N2
電漿,於自由基氮化的氧化矽膜表面,根據利用HF蝕刻之XPS深度分析而得到的因Si3
≡N與Nh i g h
深度輪廓之O2
後退火所造成的變化之圖形。
第3(a)及(b)圖係放大顯示根據XPS深度分析而得到的Si3
≡N與Nh i g h
深度輪廓之波峰尾部,同時也顯示因O2
後退火所造成的變化之圖形。
第4圖係顯示表現Nh i g h
形成量之退火溫度依存性作圖的圖形。
第5(a)及(b)圖係顯示根據Ar/N2
電漿,於自由基氮化的氧化矽膜表面,根據利用HF蝕刻之XPS深度分析而得到的(a)Si3
≡N與(b)Nh i g h
深度輪廓之基底氧化膜膜厚依存性的圖面。
第6(a)及(b)圖係顯示根據Ar/N2
電漿而進行氧化矽膜之自由基氮化時,存在形成Si3
≡N之氮化種與形成Nh i g h
之氮化種,一旦使膜厚變薄時,形成Nh i g h
之氮化種先到達界面附近而形成Si3
≡N模樣之反應模式圖。
第7(a)~(e)圖係顯示根據Ar/N2
、Ar/NH3
、Xe/N2
、Xe/NH3
、Kr/N2
電漿,自由基氮化的氧化矽膜表面之XPS N1s核層能階光電子光譜的圖形。
第8圖係定量顯示第7圖之Nh i g h
變小的圖形。
第9(a)及(b)圖係根據Ar/N2
與Xe/N2
電漿,於自由基氮化的氧化矽膜表面,比較根據利用HF蝕刻之XPS深度分析而得到的(a)Si3
≡N與(b)Nh i g h
深度輪廓之圖面。
第10(a)及(b)圖係顯示放大顯示根據XPS深度分析而得到的Si3
≡N與Nh i g h
深度輪廓之波峰尾部、因真空600℃退火所造成的變化之圖形。
第11圖係顯示雖然於平行平板所產生的電漿對閘極絕緣膜造成損害,但是,於電子溫度低的RLSA所產生的電漿未對閘極絕緣膜造成損害的圖形。
第12圖係顯示於實施形態1,根據利用RLSA之電漿而進行自由基氮化的裝置圖。
1...處理基板
2...試料台
3...加熱機構
10...處理室
11...排氣泵
12...稀有氣體回收裝置
13...製程氣體導入口
14...製程氣體導入口
20...微波產生器
21...導波管
22...RLSA
23...電介質板
24...噴淋板
Claims (12)
- 一種電介質膜之形成方法,包含:於矽基板之表面上形成氧化矽膜的步驟;及將該氧化矽膜之表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟;將該氧化矽膜表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟係於600℃以下之溫度所進行的;且於500~600℃之真空中,或是於N2 、Ar、Xe、Kr等之非活性氣體中予以後退火。
- 如申請專利範圍第1項之電介質膜之形成方法,其中該氮化性自由基種係選自於由N自由基、N+ 離子自由基、N2 自由基、N2 + 離子自由基、NH自由基與NH+ 離子自由基所組成之群組中的至少一種的自由基。
- 如申請專利範圍第1或2項之電介質膜之形成方法,其中該氮化性自由基係藉由Ar與NH3 之混合氣體、Xe與N2 之混合氣體、Xe與NH3 之混合氣體、Kr與N2 之混合氣體、Kr與NH3 之混合氣體、Ar與N2 與H2 之混合氣體、Xe與N2 與H2 之混合氣體或Kr與N2 與H2 之混合氣體中形成之微波電漿所形成的。
- 如申請專利範圍第1或2項之電介質膜之形成方法,其中將該氧化矽膜表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟不伴隨600℃以上之後退火。
- 如申請專利範圍第1或2項之電介質膜之形成方法,其中將該氧化矽膜表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟係於600℃以下之溫度 所進行的;且於500~600℃之真空中,或是於N2 、Ar、Xe、Kr等之非活性氣體中的後退火,係以下一步驟之polySi成膜的預退火加以兼用,而刪減了後退火一步驟。
- 一種半導體裝置之製造方法,其特徵為包含:於矽基板之表面上形成氧化矽膜的步驟;將該氧化矽膜表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟;及於該已改變的氧化矽膜表面上形成閘極電極的步驟;將該氧化矽膜表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟係於600℃以下之溫度所進行的;且於500~600℃之真空中,或是於N2 、Ar、Xe、Kr等之非活性氣體中施以後退火。
- 如申請專利範圍第6項之半導體裝置之製造方法,其中該氮化性自由基種係選自於由N自由基、N+ 離子自由基、N2 自由基、N2 + 離子自由基、NH自由基與NH+ 離子自由基所組成之群組中的至少一種自由基。
- 如申請專利範圍第6或7項之半導體裝置之製造方法,其中,該氮化性自由基係藉由Ar與NH3 之混合氣體、Xe與N2 之混合氣體、Xe與NH3 之混合氣體、Kr與N2 之混合氣體、Kr與NH3 之混合氣體、Ar與N2 與H2 之混合氣體、Xe與N2 與H2 之混合氣體或Kr與N2 與H2 之混合氣體中形成微波電漿所形成的。
- 如申請專利範圍第6或7項之半導體裝置之製造方法,其中,將該氧化矽膜表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟,係於600℃以下之溫度所進行的,且不伴隨600℃以上之後退火。
- 如申請專利範圍第6或7項之半導體裝置之製造方法,其中,將該氧化矽膜表面曝露於氮化性自由基種、氮化性激發活性種、氮化性離子種等氮化種而使其改變的步驟係於600℃以下之溫度所進行的;且於500~600℃之真空中,或是於N2 、Ar、Xe、Kr等非活性氣體中的後退火係以進行下一步驟之poly-Si成膜的預退火加以兼用,刪減了後退火一步驟。
- 如申請專利範圍第1或2項之電介質膜之形成方法,其中該電漿之產生方式係根據從RLSA所放射的微波而進行的。
- 如申請專利範圍第6或7項之半導體裝置之製造方法,其中該電漿之產生方式係根據從RLSA所放射的微波而進行的。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005025648 | 2005-02-01 | ||
JP2005257946A JP2006245528A (ja) | 2005-02-01 | 2005-09-06 | 誘電体膜及びその形成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200636813A TW200636813A (en) | 2006-10-16 |
TWI411009B true TWI411009B (zh) | 2013-10-01 |
Family
ID=36777107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095103702A TWI411009B (zh) | 2005-02-01 | 2006-02-03 | 電介質膜及其形成方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US20080187747A1 (zh) |
EP (1) | EP1852904A4 (zh) |
JP (1) | JP2006245528A (zh) |
KR (1) | KR20070101268A (zh) |
CN (1) | CN101120437B (zh) |
TW (1) | TWI411009B (zh) |
WO (1) | WO2006082718A1 (zh) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5156978B2 (ja) * | 2007-12-17 | 2013-03-06 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造装置および半導体装置の製造方法 |
JP5276101B2 (ja) * | 2008-06-24 | 2013-08-28 | 東芝三菱電機産業システム株式会社 | 窒素ラジカル発生器、窒化処理装置、窒素ラジカルの発生方法および窒化処理方法 |
US20150118416A1 (en) * | 2013-10-31 | 2015-04-30 | Semes Co., Ltd. | Substrate treating apparatus and method |
CN105140123B (zh) * | 2014-05-30 | 2018-03-06 | 中芯国际集成电路制造(上海)有限公司 | 鳍式场效应晶体管的形成方法 |
JP2023504743A (ja) * | 2019-12-09 | 2023-02-06 | インテグリス・インコーポレーテッド | 複数の障壁材料から作製される拡散障壁、並びに関連する物品及び方法 |
JP2022130124A (ja) * | 2021-02-25 | 2022-09-06 | キオクシア株式会社 | 半導体製造装置および半導体装置の製造方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003188172A (ja) * | 2001-12-18 | 2003-07-04 | Tokyo Electron Ltd | 基板処理方法 |
WO2003088345A1 (fr) * | 2002-03-29 | 2003-10-23 | Tokyo Electron Limited | Materiau pour dispositif electronique et procede de fabrication correspondant |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6399445B1 (en) * | 1997-12-18 | 2002-06-04 | Texas Instruments Incorporated | Fabrication technique for controlled incorporation of nitrogen in gate dielectric |
US6087229A (en) * | 1998-03-09 | 2000-07-11 | Lsi Logic Corporation | Composite semiconductor gate dielectrics |
US6342437B1 (en) * | 2000-06-01 | 2002-01-29 | Micron Technology, Inc. | Transistor and method of making the same |
JP2002151684A (ja) * | 2000-11-09 | 2002-05-24 | Nec Corp | 半導体装置及びその製造方法 |
TW557514B (en) * | 2001-08-02 | 2003-10-11 | Tokyo Electron Ltd | Method for processing a substrate and material for electronic devices |
US7018879B2 (en) * | 2002-03-20 | 2006-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of making an ultrathin silicon dioxide gate with improved dielectric properties using NH3 nitridation and post-deposition rapid thermal annealing |
JP4256340B2 (ja) * | 2002-05-16 | 2009-04-22 | 東京エレクトロン株式会社 | 基板処理方法 |
JP2004087865A (ja) * | 2002-08-28 | 2004-03-18 | Hitachi Ltd | 半導体装置の製造方法 |
JP2005150285A (ja) * | 2003-11-13 | 2005-06-09 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
-
2005
- 2005-09-06 JP JP2005257946A patent/JP2006245528A/ja active Pending
-
2006
- 2006-01-20 US US11/883,421 patent/US20080187747A1/en not_active Abandoned
- 2006-01-20 EP EP06712063A patent/EP1852904A4/en not_active Withdrawn
- 2006-01-20 WO PCT/JP2006/300838 patent/WO2006082718A1/ja active Application Filing
- 2006-01-20 KR KR1020077015590A patent/KR20070101268A/ko not_active Application Discontinuation
- 2006-01-20 CN CN2006800031840A patent/CN101120437B/zh not_active Expired - Fee Related
- 2006-02-03 TW TW095103702A patent/TWI411009B/zh not_active IP Right Cessation
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003188172A (ja) * | 2001-12-18 | 2003-07-04 | Tokyo Electron Ltd | 基板処理方法 |
WO2003088345A1 (fr) * | 2002-03-29 | 2003-10-23 | Tokyo Electron Limited | Materiau pour dispositif electronique et procede de fabrication correspondant |
Also Published As
Publication number | Publication date |
---|---|
EP1852904A4 (en) | 2009-11-18 |
US20080187747A1 (en) | 2008-08-07 |
CN101120437A (zh) | 2008-02-06 |
KR20070101268A (ko) | 2007-10-16 |
WO2006082718A1 (ja) | 2006-08-10 |
EP1852904A1 (en) | 2007-11-07 |
TW200636813A (en) | 2006-10-16 |
JP2006245528A (ja) | 2006-09-14 |
CN101120437B (zh) | 2010-05-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR101058882B1 (ko) | 초-저압에서 암모니아를 이용한 급속 열 어닐링을 통한 실리콘 옥시질화물의 질소 프로파일 테일러링 | |
US7820558B2 (en) | Semiconductor device and method of producing the semiconductor device | |
KR100645306B1 (ko) | 기판 처리 방법 | |
US7923360B2 (en) | Method of forming dielectric films | |
KR100945770B1 (ko) | 실리콘 산화막의 형성 방법, 반도체 장치의 제조 방법 및컴퓨터 기억 매체 | |
KR100427469B1 (ko) | 반도체 장치의 제조 방법 | |
TWI411009B (zh) | 電介質膜及其形成方法 | |
TW200406024A (en) | Manufacture method of semiconductor device with gate insulating films of different thickness | |
JP2008147678A (ja) | 電子デバイス用材料およびその製造方法 | |
KR100596487B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP3399413B2 (ja) | 酸窒化膜およびその形成方法 | |
US8163626B2 (en) | Enhancing NAND flash floating gate performance | |
KR20080035761A (ko) | 모스 트랜지스터의 게이트 절연막 형성 방법 | |
US6939816B2 (en) | Method to improve the uniformity and reduce the surface roughness of the silicon dielectric interface | |
JP2004119899A (ja) | 半導体装置の製造方法および半導体装置 | |
US20020197784A1 (en) | Method for forming a gate dielectric layer by a single wafer process | |
US20020177327A1 (en) | Method for forming a gate dielectric layer by a single wafer process | |
US20070034974A1 (en) | Semiconductor device and manufacturing method thereof | |
JP5156978B2 (ja) | 半導体装置の製造装置および半導体装置の製造方法 | |
JP2004047580A (ja) | 成膜装置 | |
JP5121142B2 (ja) | 半導体装置の製造方法 | |
JP5119904B2 (ja) | 半導体装置の製造方法 | |
JP2009094429A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |