TWI385798B - Electrode contact structure and manufacturing method thereof - Google Patents

Electrode contact structure and manufacturing method thereof Download PDF

Info

Publication number
TWI385798B
TWI385798B TW094112852A TW94112852A TWI385798B TW I385798 B TWI385798 B TW I385798B TW 094112852 A TW094112852 A TW 094112852A TW 94112852 A TW94112852 A TW 94112852A TW I385798 B TWI385798 B TW I385798B
Authority
TW
Taiwan
Prior art keywords
electrode
gold
gold electrode
contact
film
Prior art date
Application number
TW094112852A
Other languages
English (en)
Other versions
TW200610146A (en
Inventor
Ohno Seiji
Kinoshita Taku
Original Assignee
Fuji Xerox Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd filed Critical Fuji Xerox Co Ltd
Publication of TW200610146A publication Critical patent/TW200610146A/zh
Application granted granted Critical
Publication of TWI385798B publication Critical patent/TWI385798B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05005Structure
    • H01L2224/05009Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01021Scandium [Sc]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01045Rhodium [Rh]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01327Intermediate phases, i.e. intermetallics compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/38Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Led Devices (AREA)

Description

電極接觸構造及其製造方法
本發明係關於電極接觸構造,特別係關於金電極與鋁配線的接觸構造,以及其製造方法。
使用為發光元件或受光元件之光元件的化合物半導體用歐姆電極材料,在p型用方面有如:AuGe、AuIn、AuSi、AuSn,在n型用方面有如:AuZn、AuMo、AuIn、AuBe等,大多使用以Au為主體的合金。另外,配線材料則大多使用電阻率低且線結合(wire bonding)較容易的Al。
但是,以Au為主體的合金在與Al的組合方面,於SiO2 絕緣膜中所開設之使二金屬進行歐姆接觸的接觸窗(contact hole)中,將因Au原子與Al原子的相互擴散而生成金鋁金屬間化合物。金鋁金屬間化合物已知有準安定組成合金的Au4 Al、Au5 Al2 、Au2 Al、AuAl、AuAl2 等5種。其中,Au5 Al2 在相較於單獨的Au、Al體積之下,具有3~4倍的比容(specific volume)。換句話說,Au5 Al2 將因化合物化而膨脹3~4倍,因而導致在接觸窗中將囤積應力,出現鋁配線、絕緣膜剝落的狀況,而發生斷線情況,將對電極接觸構造的信賴性將造成不良影響。此種金屬間化合物Au5 Al2 較容易發生於接觸窗周邊部,即鄰接SiO2 絕緣膜的部分處。
若生成金屬間化合物Au5 Al2 ,特別當由光元件所排列的陣列構造之情況時,接觸窗數量較多,其中,在亦集聚著使用PNPN構造3端子發光閘流體的自掃瞄型發光元件陣列等驅動電路之陣列(例如參照日本專利第2683781號公報)中,因為需要發光元件數3~10倍數量的接觸窗,因而在信賴性上將造成頗大問題。
本發明之目的在於解決此種問題,而提供高信賴性的電極接觸構造。
本發明之另一目的在於提供此種電極接觸構造之製造方法。
本發明之再另一目的在於提供具有此種電極接觸構造之自掃瞄型發光元件陣列。
本發明第1態樣係由:金電極;在此金電極上的絕緣膜中所開設的接觸窗;以及透過此接觸窗而歐姆接觸於金電極的鋁配線;所構成的電極接觸構造。依照本發明,特徵在於上述金電極上的上述鋁配線厚度最大部分、與厚度最小部分間的差值,將幾乎等於上述絕緣膜厚度、或較小於上述絕緣膜厚度。此外,依照本發明,上述金電極膜厚係0.1~0.2μm,或上述金電極周邊部與上述絕緣膜的重疊寬度在1μm以下,或上述接觸窗的大小至少16μm2 以上。
再者,本發明的電極接觸構造亦可由:由Au4 Al合金所構成的電極;在此電極上的絕緣膜中所開設的接觸窗;以及經由上述接觸窗而歐姆接觸於上述電極的鋁配線;所構成。
再者,依照本發明,上述金電極可由:金系合金膜;在此金系合金膜上所形成的阻障金屬膜;以及在此阻障金屬膜上所形成的金膜;之層構造所構成。
本發明第2態樣係由:金電極;在此金電極上的絕緣膜中所開設的接觸窗;以及透過此接觸窗而歐姆接觸於金電極的鋁配線;所構成電極接觸構造之製造方法。此方法係包含有:在基板上形成金電極的步驟;設置絕緣膜,並在上述金電極上開設接觸窗的步驟;以及當將鋁利用濺鍍在上述金電極上成膜時,便對所有的上述金電極,使用濺鍍能量施行Au4 Al化的步驟。
再者,本發明的電極接觸構造之製造方法係包含有:在基板上形成由Au4 Al合金所構成電極的步驟;設置絕緣膜,並在上述電極上開設接觸窗的步驟;以及將鋁利用濺鍍在上述電極上成膜的步驟。
本發明第3態樣係使用PNPN構造3端子發光閘流體的自掃瞄型發光元件陣列。此自掃瞄型發光元件陣列的3端子發光閘流體之電極接觸構造,係本發明的電極接觸構造。
依照本發明,因為將抑制Au5 Al2 的生成,因而將可獲得高信賴性的電極接觸構造。此種電極接觸構造頗適用於使用PNPN構造之3端子發光閘流體的自掃瞄型發光元件陣列。
金鋁金屬間化合物中,Au4 Al的比容約1,幾乎不致因化合物化而產生體積變化。所以,在本發明中,便優先進行體積變化較小之金鋁金屬間化合物Au4 Al的生成,同時抑制體積變化(體積膨脹)較大之金鋁金屬間化合物Au5 Al2 的生成。
在生成Au4 Al方面,於金電極上,當利用濺鍍成長鋁膜之際,便利用濺鍍能量將界面施行Au4 Al化。在此若適當選擇金電極膜厚,便可將鋁成膜下方的所有金電極施行Au4 Al化。若一旦生成Au4 Al的話,便幾乎不致發生金原子從Au4 Al朝鋁膜移動的狀況,因而將不會產生Au5 Al2 。所以,不致引發接觸窗內的體積膨脹狀況,便可確保電極接觸構造的信賴性。但是,若金電極膜厚偏大,將會殘留著金屬狀態的金。
再者,習知的電極接觸構造,因為金電極邊緣較接觸窗更靠外側,因而在較接觸窗更靠外側的電極周邊部並無生成Au4 Al,而將殘留著金屬狀態的金。所以,此部分的金原子可判斷將利用鋁圖案化後的製程(例如保護膜形成等)熱經歷,朝鋁側擴散,而製成如Au5 Al2 等將伴隨體積膨脹的金屬間化合物。
所以,便必須設計儘量不致殘留金屬狀態之金的電極接觸構造。為此將可考慮下列事項:(1)將金電極膜厚削薄;(2)將絕緣膜所覆蓋的金電極周邊部之面積縮小;(3)將接觸窗面積增加;(4)電極本身利用Au4 Al製成。
(1)的方法,因為金電極膜厚較薄,因此可利用鋁的濺鍍將所有的金電極施行Au4 Al化。或者,即便殘留著金屬狀態的金,朝鋁配線側擴散之金原子數量較少,因而便不易生成Au5 Al2
(2)的方法,因為在電極周邊部依金屬狀態殘留的金量將減少,因而較不易生成Au5 Al2
(3)的方法,藉由擴大接觸窗的面積,鋁對接觸窗內之金原子的體積比率將提高,因而結果便可降低體積變化。
依照(4)之方法,因為金電極本身從原始起便由Au4 Al所製成,因而Au5 Al2 便不易生成。
為確認本發明的想法,便施行下述實驗。
在GaAs半導體基板上形成金電極,並形成SiO2 絕緣膜之後,在電極上開設接觸窗,便製成已形成鋁配線的樣本。金電極係形成膜厚150nm、面積4μm×4μm、6μm×6μm、8μm×8μm等3種。
SiO2 絕緣膜厚度設定為150nm,鋁配線厚度設定為1.2μm。鋁濺鍍時的輸入功率設定為約400kW/m2 。接觸窗尺寸設定為4μm×4μm。
將以上所製得之3種接觸窗,利用聚焦式離子束蝕刻(FIB)切斷,並利用電子顯微鏡(SEM)觀察其截面。
相關3種接觸窗的各個示意剖視圖,如圖1A、圖1B、圖1C所示。圖中,10係GaAs基板,12係金電極,14係SiO2 絕緣膜,16係接觸窗,18係鋁配線,20係所生成的金鋁金屬間化合物Au5 Al2 。SEM照片中,金與金鋁金屬間化合物的邊界線並無加以區分,但金鋁金屬間化合物與鋁的邊界係已可明確區分。
首先,若在圖1A的接觸窗16面積(4μm×4μm)與金電極12面積(4μm×4μm)為相同的情況下,查看電極接觸構造截面的話,金電極12厚度幾乎為與鋁濺鍍前相同的150nm。但是,若進行組成分析,則並非為單純的金,而是與鋁所形成的金屬間化合物,確認到組成比為Au4 Al。
由此現象得知,若金電極膜厚為150nm的較薄狀態,在鋁膜濺鍍時,將可利用濺鍍的能量,將幾乎所有的金電極全部施行Au4 Al化。
經測定SiO2 絕緣膜14厚度A、金電極上的鋁配線18厚度最大部分與厚度最小部分間的差值B,結果分別為150nm、160nm。因為測定誤差為10%,因而高度A、B幾乎為相同值。另外,鋁配線厚度最大部分、厚度最小部分的數值,係經分別測定不同的2點以上所獲得數值的平均值。
其次,若在圖1B的金電極12面積(6μm×6μm)較大於接觸窗16面積(4μm×4μm)之情況下,查看電極接觸構造截面的話,SiO2 絕緣膜14下方的金電極12端部分將形成空洞22,並從接觸窗16周邊部成長出Au5 Al2 的金屬間化合物20。在此,空洞22可判斷係Kirkendall孔洞,乃因為鋁中的金原子擴散較快於金中的鋁原子擴散而所形成的空洞。
經測定SiO2 絕緣膜14厚度A、金電極12上的鋁配線18厚度最大部分與厚度最小部分的差值B,結果分別為150nm、140nm。
再者,在接觸窗16中,存在有:以鋁為主成分的部分(圖1B的β部分)、與含有金鋁金屬間化合物與鋁的部分(圖1B的α部分)。
其次,若在圖1C的金電極12面積(8μm×8μm)更大於接觸窗16面積(4μm×4μm)的情況下,查看電極接觸構造截面的話,得知Au5 Al2 金屬間化合物20的體積將更為增加。
經測定SiO2 絕緣膜厚度A、金電極12上的鋁配線18厚度最大部分與厚度最小部分間的差值B,結果分別為150nm、-400nm(較鋁配線厚度最大部分增加400nm高度)。
由以上結果得知,由SiO2 絕緣膜所覆蓋的金電極周邊部面積越小,Au5 Al2 的生成將越少。此外,得知當金電極面積與接觸窗面積為相同的情況時,若縮小金電極膜厚的話,將不會生成Au5 Al2
當無引發體積膨脹的情況時,便如圖1A、圖1B所示,高度A、B幾乎為同等值。依此在A、B值幾乎相等的情況時,將形成高信賴性電極。此外,即便生成Au5 Al2 ,若B為正值,則仍不易發生不良狀況。
再者,變更電極接觸構造的構成要件尺寸並施行實驗。以下,針對實驗結果進行說明。
當金電極膜厚=150nm時的各種電極接觸構造截面中,金電極與金鋁金屬間化合物的截面積、與金電極面積間之關係,如圖2A的圖表所示。圖2B所示係電極接觸構造的截面。金電極面積設定為g×g,接觸窗面積設定為h×h(h=4μm)。圖2A的圖表中,橫軸為金電極寬度g(金電極面積),縱軸為金電極與金鋁金屬間化合物的截面積。○係金電極的截面積(設計值),●係金鋁金屬間化合物Au5 Al2 的截面積(亦包含孔洞面積在內)。
由圖表中,若認為「利用接觸窗而鄰接於濺鍍鋁的金電極截面積不變,較接觸窗更突出的金電極周邊部之金原子,將擴散於鋁中,並生成原本金截面積3~4倍的金鋁金屬間化合物」,便如圖表中的直線30所示,將可充分說明實驗結果。
其次,當金電極面積=接觸窗面積=4μm×4μm,且變化金電極膜厚d的情況時,金電極及金鋁金屬間化合物之截面積,如圖3A所示。圖3B所示係電極接觸構造的截面。金電極厚度以d表示。在圖3A的圖表中,橫軸係金電極厚度d,縱軸係金電極與金鋁金屬間化合物的截面積。○係金電極截面積(設計值),●係金鋁金屬間化合物的截面積。
由圖表中,若認為「原本的金電極膜厚中,在與鋁的界面側約0.2μm部分將變化為Au4 Al,而其餘部分則仍殘留著金,且依後續的熱處理朝鋁側擴散並形成Au5 Al2 ,而膨脹為3~4倍體積」,便如圖中的直線32所示,將可充分說明實驗結果。
再者,當將金電極周邊部與絕緣膜的重疊寬度設定為1μm時,金電極面積、與金電極及金鋁金屬間化合物截面積間的關係,如圖4A所示。金電極厚度為150nm。圖4B所示係電極接觸構造的截面形狀。在圖4A的圖表中,橫軸係金電極寬度g(金電極面積),縱軸係金電極與金鋁金屬間化合物的截面積。○係金電極截面積(設計值),●係金鋁金屬間化合物Au5 Al2 的截面積(亦包含孔洞面積在內)。
依照此圖表,金電極面積越大,金鋁金屬間化合物截面積將變得越大,但是因為接觸窗面積亦將增加,因而膨脹率將係金電極越大(換句話說,接觸窗越大)的話,膨脹率將越小。所以,將提升電極接觸構造的信賴性。
針對各種設計的電極接觸構造,利用PCT(Pressure Cooker Test)施行加速劣化試驗,俾調查故障率。每種設計的樣本數量為2560個,試驗條件為136℃、90%RH、100小時間。結果如圖5A、圖5B~圖7A、圖7B所示。
圖5A、圖5B所示係如同圖2A、圖2B,當接觸窗面積為4μm×4μm的情況時,使金電極面積產生變化時的故障率。
圖6A、圖6B所示係如同圖3A、圖3B,當接觸窗與金電極面積相同時,使金電極厚度d產生變化時的故障率。
圖7A、圖7B所示係如同圖4A、圖4B,當將金電極周邊部與絕緣膜的重疊寬度設定為1μm時,使金電極面積產生變化時的故障率。
由圖5A、圖5B所示試驗結果得知,當金電極周邊部與絕緣膜的重疊寬度為0.5μm時,將具有如同寬度為0時的相同故障率。即便寬度為1μm,故障率仍較低。另外,金電極與GaAs基板之間的接觸電阻,如圖8A、圖8B所示。若重疊寬度小於0,接觸電阻將不連續的急遽增加。所以,最好一定將重疊寬度設計為大於0。
由圖6A、圖6B所示試驗結果得知,金電極厚度d在0.2μm(200nm)以下的話,故障率較低。而且,隨金電極厚度的變薄,金電極與GaAs基板間的接觸電阻將有提高的傾向。由表示金電極與GaAs基板間之接觸電阻的圖9A、圖9B中得知,若金電極厚度在0.1μm以下,將變為0.2μm時的約2倍接觸電阻,若較此更薄,電阻值便將急遽上升,且不均現象將增加。
由圖7A、圖7B所示試驗結果得知,若金電極周邊部與絕緣膜的重疊寬度為一定(1μm),且若接觸窗面積為4×4=16μm2 的話,故障率將極低,在5×5=25μm2 時將為故障率0。另外,若接觸窗面積在3×3=9μm2 以下的話,故障率將急遽增加。
由以上結果得知,如圖2A、圖2B~圖4A、圖4B所示,金鋁金屬間化合物截面積越大的樣本,故障率將越高。
由以上實驗中將可獲得下述結果。
(1)金電極周邊部與絕緣膜的重疊寬度最好在1μm以下,尤以0.5μm以下為佳。更以重疊寬度大於0為佳。
(2)金電極膜厚最好在0.1~0.2μm範圍內。
(3)接觸窗面積最好在16μm2 以上,尤以25μm2 以上為佳。
再者,為減少由絕緣膜所覆蓋之金電極周邊部的影響,金電極與接觸窗未必一定要為矩形,亦可為圓形、橢圓形、長圓形。當矩形的情況時,因為從接觸窗角落所見到的金電極與絕緣膜之重疊部分堆積狀況,將較大於角落以外的部分,因而將較容易從角落發生破損情況,但是若選擇圓形,因為接觸窗整個周圍的重疊部將呈平等狀態,因而將可提升電極接觸構造的信賴性。
為能消除重疊部的影響,亦可從金電極起便依Au4 Al組成形成。為能獲得Au4 Al膜,亦可藉由使用Au4 Al合金靶材的濺鍍進行成膜,亦可先形成200nm以下的金電極膜,再於其上面依濺鍍方式形成50nm以上的鋁,便可獲得Au4 Al。
雖然本發明最好對晶片上的所有電極接觸構造實施,但是即便存在有部分的電極接觸構造並未滿足本發明條件,因為得知電極接觸構造的故障係屬於偶發故障,因而此部分的信賴性並未構成瓶頸,仍可獲得對應符合本發明條件之電極接觸構造比率的信賴性。綜合性判斷的話,針對晶片內的全部電極接觸構造,必須一半以上的電極接觸構造滿足本發明條件。
在以上的實施例中,鋁配線雖針對非為鋁合金的例子進行說明,但是亦可由在Al含有少量如:Si、Cu、Ni、Cr、Ti、Ta、Sc等的合金形成。
再者,為能避免因金鋁金屬間化合物的生成而造成體積膨脹狀況,只要減少與鋁接觸的金量便可。此要求藉由將金電極形成由金系合金膜、阻障金屬膜及金膜所構成的層構造,便可實現。
圖10A、圖10B、圖10C所示係此種實施例。如圖10A所示,在GaAs基板10上,利用真空蒸鍍形成與此基板歐姆接觸的金系合金膜30。然後,再連續蒸鍍阻障金屬膜32。其中,阻障金屬所選用的金屬係不致產生因金與鋁的反應,而引發體積膨脹、或電阻提高等不良情況之金屬間化合物或合金的金屬。通常係選用Cr、Ni、Pt、Ti等高融點金屬。在此係使用膜厚10nm的Cr。然後,再形成20nm的金膜,便形成金膜34。
金膜厚度最好設定在5nm以上、0.1μm以下,將不致發生構成不良原因的體積膨脹狀況。然後,對金系合金膜、阻障金屬膜利用剝脫技術(lift-off)而圖案化為電極形狀。
然後,如圖10B所示,利用電漿CVD形成SiO2 絕緣膜14,再利用反應性離子蝕刻(RIE)形成接觸窗16。利用濺鍍形成厚度1.2μm的鋁膜,再利用濕式蝕刻施行圖案化,便如圖10C所示,形成鋁配線18。
經觀察依上述步驟所獲得電極接觸構造的接觸窗截面形狀,結果並未發現因金鋁合金而造成體積膨脹現象。
本發明的電極接觸構造係頗適用於上述使用PNPN構造3端子發光元件的自掃瞄型發光元件陣列。此種自掃瞄型發光元件陣列之一例(日本專利第2683781號公報所揭示者),係如圖11所示。
圖11所示自掃瞄型發光元件陣列係具備有:開關元件陣列,其乃排列著複數開關元件,而該各開關元件係分別具有供從外部控制著開關動作用之臨限電壓或臨限電流的第1控制電極,而各第1控制電極係相互利用第1電氣手段耦接,且電源線係利用第2電氣手段分別耦接於各開關元件,而執行資訊傳輸的時脈線(Clock Line)則耦接於各開關元件,並將供寫入資訊用的信號供應給複數開關元件中之其中一部分;發光元件陣列,其乃排列著複數發光元件,而該各發光元件係分別具有供從外部控制著發光動作用之臨限電壓或臨限電流的第2控制電極,且供應著使發光元件進行發光用之電流的電流供應線,係耦接於各發光元件;以及第3電氣手段,其係將開關元件的第1控制電極、與發光元件的第2控制電極,分別各個耦接;其中,藉由控制著電流供應線所供應的電流量,從外部寫入於開關元件陣列中的各上述開關元件之導通/截止狀態資訊,將被寫入於發光元件陣列中,且僅在所需期間中保持著發光元件陣列中所寫入的導通/截止狀態資訊。
在圖11中,S係開關元件,G係第1控制電極的閘極電極,D係第1電氣手段的二極體,VG K 係電源線,RL 1 、RL 2 係第2電氣手段的電阻,CL 1 係供應時脈ψ1 的時脈線,CL 2 係供應時脈ψ2 的時脈線。
各開關元件的陽極電極係經由電阻RA 1 、RA 2 而交叉耦接於時脈線CL 1 、cL 2
再者,L係發光元件,G’係第2控制電極的閘極,CLR 係供應著電流ψR 的電流供應線,D’係第3電氣手段。
各發光元件的陽極電極係經由電阻RA 3 而耦接於電流供應線CLR
上述構造的自掃瞄型發光元件陣列,最好由PNPN構造3端子發光閘流體所構成的開關元件S、與發光元件L的電極,使用本發明的電極接觸構造。
10...GaAs基板
12...金電極
14...SiO2 絕緣膜
16...接觸窗
18...鋁配線
20...金屬間化合物
22...空洞
30...金系合金膜
32...阻障金屬膜
34...金膜
CL 1 ...供應時脈ψ1 的時脈線
CL 2 ...供應時脈ψ2 的時脈線
D...第1電氣手段的二極體
D’...第3電氣手段
G...第1控制電極的閘極電極
G’...第2控制電極的閘極
L...發光元件
RA 1 、RA 2 、RA 3 ...電阻
RL 1 、RL 2 ...第2電氣手段的電阻
CLR ...供應著電流ψR 的電流供應線
S...開關元件
VG A ...電源
VG K ...電源線
圖1A、圖1B、圖1C為實驗所使用的3種電極接觸構造之剖視圖。
圖2A與圖2B為改變重疊寬度時的實驗結果圖。
圖3A與圖3B為改變金電極厚度時的實驗結果圖。
圖4A與圖4B為改變接觸窗面積時的實驗結果圖。
圖5A與圖5B為改變重疊寬度時的實驗結果圖。
圖6A與圖6B為改變金電極厚度時的實驗結果圖。
圖7A與圖7B為改變接觸窗面積時的實驗結果圖。
圖8A與圖8B為改變重疊寬度時的接觸電阻變化圖。
圖9A與圖9B為改變金電極厚度時的接觸電阻變化圖。
圖10A、圖10B、圖10C為金電極設為層構造的例圖。
圖11為自掃瞄型發光元件陣列的等效電路圖。
12...金電極
14...SiO2 絕緣膜
16...接觸窗
18...鋁配線
20...金屬間化合物
22...空洞

Claims (9)

  1. 一種電極接觸構造,係具備有:金電極;接觸窗,其係開設於上述金電極上的絕緣膜中;以及鋁配線,其係透過上述接觸窗而歐姆接觸於金電極;其中,上述金電極的膜厚係0.1~0.2μm,且該金電極周邊部與上述絕緣膜的重疊寬度為大於0且1μm以下,且上述接觸窗的大小超過9μm2
  2. 如申請專利範圍第1項之電極接觸構造,其中,上述接觸窗的大小為16μm2 以上。
  3. 如申請專利範圍第1項之電極接觸構造,其中,上述接觸窗的大小為25μm2 以上。
  4. 如申請專利範圍第1至3項中任一項之電極接觸構造,其中,上述金電極的形狀係矩形、圓形、橢圓形或長圓形。
  5. 一種電極接觸構造之製造方法,係具備下述構成的電極接觸構造之製造方法:金電極;接觸窗,其係開設於上述金電極上的絕緣膜中;以及鋁配線,其係透過上述接觸窗而歐姆接觸於金電極;該製造方法之特徵為包含有:在基板上形成金電極的步驟;設置絕緣膜,並在上述金電極上開設接觸窗的步驟;以及當將鋁利用濺鍍在上述金電極上成膜時,便對所有的上 述金電極,使用濺鍍能量施行Au4 Al化的步驟。
  6. 一種電極接觸構造之製造方法,其特徵係包含有:在基板上形成由Au4 Al合金所構成電極的步驟;設置絕緣膜,並在上述電極上開設接觸窗的步驟;以及將鋁利用濺鍍在上述電極上成膜的步驟;在基板上形成由Au4 Al合金所構成電極的上述步驟,係包含有:形成金電極的步驟;以及對上述金電極施行Au4 Al化的步驟。
  7. 一種電極接觸構造,係具備有:金電極;接觸窗,其係開設於上述金電極上的絕緣膜中;以及鋁配線,其係透過上述接觸窗而歐姆接觸於金電極;其中,上述金電極係形成於基板上之金系合金膜、形成於此金系合金膜上的阻障金屬膜以及形成於此阻障金屬膜上的金膜之層構造,上述金電極的膜厚為0.1~0.2μm,該金電極的周邊部與上述絕緣膜的重疊寬度為大於0且1μm以下,且上述接觸窗的大小超過9μm2
  8. 如申請專利範圍第7項之電極接觸構造,其中,上述阻障金屬膜係由高融點金屬所構成。
  9. 一種自掃瞄型發光元件陣列,係使用PNPN構造之3端子發光閘流體的自掃瞄型發光元件陣列;其中,上述3端子發光閘流體的電極接觸構造係申請專利範圍 第1、2、3、4、7或8項之電極接觸構造。
TW094112852A 2004-04-28 2005-04-22 Electrode contact structure and manufacturing method thereof TWI385798B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004132738 2004-04-28
JP2005026149A JP4882236B2 (ja) 2004-04-28 2005-02-02 電極コンタクト構造およびその製造方法

Publications (2)

Publication Number Publication Date
TW200610146A TW200610146A (en) 2006-03-16
TWI385798B true TWI385798B (zh) 2013-02-11

Family

ID=35493929

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094112852A TWI385798B (zh) 2004-04-28 2005-04-22 Electrode contact structure and manufacturing method thereof

Country Status (5)

Country Link
US (1) US7436065B2 (zh)
JP (1) JP4882236B2 (zh)
KR (1) KR101042882B1 (zh)
CN (2) CN1691286B (zh)
TW (1) TWI385798B (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5181462B2 (ja) * 2006-10-31 2013-04-10 富士ゼロックス株式会社 半導体素子及びその製造方法
JP2011040582A (ja) 2009-08-11 2011-02-24 Fuji Xerox Co Ltd 発光素子およびその製造方法
JP5423275B2 (ja) 2009-09-17 2014-02-19 富士ゼロックス株式会社 発光素子
JP2011066296A (ja) * 2009-09-18 2011-03-31 Fuji Xerox Co Ltd 電極コンタクト構造、自己走査型発光素子アレイ
CN103993287B (zh) * 2014-05-30 2017-01-04 天津大学 一种金电极的制备方法
US10937657B2 (en) * 2016-10-28 2021-03-02 Mitsubishi Electric Corporation Semiconductor device including a reactant metal layer disposed between an aluminum alloy film and a catalyst metal film and method for manufacturing thereof
CN110729387B (zh) * 2019-10-24 2020-10-23 厦门乾照光电股份有限公司 发光二极管芯片及发光二极管芯片的制造方法
CN111129251A (zh) * 2019-12-30 2020-05-08 广东德力光电有限公司 一种高焊接性倒装led芯片的电极结构

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5587336A (en) * 1994-12-09 1996-12-24 Vlsi Technology Bump formation on yielded semiconductor dies
US5821627A (en) * 1993-03-11 1998-10-13 Kabushiki Kaisha Toshiba Electronic circuit device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6489468A (en) * 1987-09-30 1989-04-03 Toshiba Corp Semiconductor device
JP3239596B2 (ja) 1994-02-23 2001-12-17 株式会社デンソー 半導体装置
JP3379062B2 (ja) * 1997-12-02 2003-02-17 富士通カンタムデバイス株式会社 半導体装置及びその製造方法
JP4362905B2 (ja) * 1999-09-21 2009-11-11 富士ゼロックス株式会社 自己走査型発光装置、書き込み用光源および光プリンタ
JP2004303861A (ja) * 2003-03-31 2004-10-28 Renesas Technology Corp 半導体装置およびその製造方法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5821627A (en) * 1993-03-11 1998-10-13 Kabushiki Kaisha Toshiba Electronic circuit device
US5587336A (en) * 1994-12-09 1996-12-24 Vlsi Technology Bump formation on yielded semiconductor dies

Also Published As

Publication number Publication date
CN101814479A (zh) 2010-08-25
CN101814479B (zh) 2011-12-14
CN1691286A (zh) 2005-11-02
US20060001171A1 (en) 2006-01-05
CN1691286B (zh) 2010-04-21
JP2005340767A (ja) 2005-12-08
JP4882236B2 (ja) 2012-02-22
US7436065B2 (en) 2008-10-14
KR101042882B1 (ko) 2011-06-20
TW200610146A (en) 2006-03-16
KR20060047205A (ko) 2006-05-18

Similar Documents

Publication Publication Date Title
TWI385798B (zh) Electrode contact structure and manufacturing method thereof
US5990500A (en) Nitride compound semiconductor light emitting element and its manufacturing method
JP5045336B2 (ja) 半導体発光素子
US7202510B2 (en) Semiconductor luminescent device and manufacturing method thereof
JPH1140852A (ja) n型窒化物半導体の電極及び前記電極を有する半導体素子並びにその製造方法
JP4752394B2 (ja) n型窒化物半導体の電極及びn型窒化物半導体の電極の形成方法
TWI285969B (en) Light emitting diode and method of the same
JPH1140846A (ja) 窒化ガリウム系半導体のp型電極およびその形成方法
JP5369581B2 (ja) 半導体デバイス用裏面電極、半導体デバイスおよび半導体デバイス用裏面電極の製造方法
JP2008147294A (ja) 電子デバイス
US6653215B1 (en) Contact to n-GaN with Au termination
US8237170B2 (en) Schottky diamond semiconductor device and manufacturing method for a Schottky electrode for diamond semiconductor device
KR100630306B1 (ko) 질화물 발광 다이오드 및 그의 제조 방법
JP2014175338A (ja) 半導体発光素子及びその製造方法
JP4985930B2 (ja) 窒化物系化合物半導体発光素子およびその製造方法
JP2019125758A (ja) 半導体装置の製造方法
KR101596113B1 (ko) 갈륨함유 질화물 반도체 소자의 저항성 금속 접촉 및 이의 제조 방법
JPH10256184A (ja) p型窒化物半導体の電極および前記電極を有する半導体素子およびその製造方法
JPS5830170A (ja) 化合物半導体素子およびその電極形成法
JP2011014676A (ja) 電子デバイス及びオーミック電極形成方法
JP4306070B2 (ja) 電界放射型電子源
JP2000340685A (ja) ガラスシール電子部品
JPS58210665A (ja) 半導体装置
JPH0888197A (ja) 2−6族化合物半導体用電極
JPS5911675A (ja) 化合物半導体用p側オ−ミツク電極

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees