TWI350657B - Clock generator with variable delay clock and method thereof - Google Patents

Clock generator with variable delay clock and method thereof

Info

Publication number
TWI350657B
TWI350657B TW096113651A TW96113651A TWI350657B TW I350657 B TWI350657 B TW I350657B TW 096113651 A TW096113651 A TW 096113651A TW 96113651 A TW96113651 A TW 96113651A TW I350657 B TWI350657 B TW I350657B
Authority
TW
Taiwan
Prior art keywords
clock
variable delay
generator
clock generator
delay clock
Prior art date
Application number
TW096113651A
Other languages
English (en)
Other versions
TW200746644A (en
Inventor
Chia Liang Lin
Gerchih Chou
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Publication of TW200746644A publication Critical patent/TW200746644A/zh
Application granted granted Critical
Publication of TWI350657B publication Critical patent/TWI350657B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
TW096113651A 2006-04-20 2007-04-18 Clock generator with variable delay clock and method thereof TWI350657B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US74518806P 2006-04-20 2006-04-20

Publications (2)

Publication Number Publication Date
TW200746644A TW200746644A (en) 2007-12-16
TWI350657B true TWI350657B (en) 2011-10-11

Family

ID=39085633

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096113651A TWI350657B (en) 2006-04-20 2007-04-18 Clock generator with variable delay clock and method thereof

Country Status (3)

Country Link
US (2) US7583117B2 (zh)
CN (2) CN101183867B (zh)
TW (1) TWI350657B (zh)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4549958B2 (ja) * 2005-02-09 2010-09-22 パナソニック株式会社 遅延ロックドループ回路
KR100833604B1 (ko) * 2007-01-09 2008-05-30 삼성전자주식회사 패리티 에러 검출 회로
TWI345693B (en) * 2007-11-06 2011-07-21 Novatek Microelectronics Corp Circuit device and related method for mitigating emi
JP2009141570A (ja) * 2007-12-05 2009-06-25 Sony Corp クロック信号生成回路、表示パネルモジュール、撮像デバイス及び電子機器
TWI462483B (zh) * 2011-06-07 2014-11-21 Himax Imaging Inc 用來產生輸出時脈訊號的時脈產生電路及相關方法
US8384456B1 (en) * 2011-11-18 2013-02-26 Texas Instruments Incorporated Integrated phase-locked and multiplying delay-locked loop with spur cancellation
US8791737B2 (en) * 2012-08-20 2014-07-29 Nanya Technology Corporation Phase-locked loop and method for clock delay adjustment
US9413394B1 (en) 2014-04-01 2016-08-09 Microsemi Storage Solutions (U.S.), Inc. Digital to-analog converter system and method
US9729157B2 (en) * 2015-02-13 2017-08-08 Macom Technology Solutions Holdings, Inc. Variable clock phase generation method and system
US11309901B2 (en) 2015-06-11 2022-04-19 Telefonaktiebolaget Lm Ericsson (Publ) Phase locked loop arrangement, transmitter and receiver and method for adjusting the phase between oscillator signals
US9503067B1 (en) * 2015-06-22 2016-11-22 Realtek Semiconductor Corporation Time shifter and method thereof
CN105024806A (zh) * 2015-08-14 2015-11-04 安徽师范大学 一种基于可逆逻辑门的加密系统的模逆电路
CN106549664B (zh) * 2015-09-22 2019-11-22 澜起科技股份有限公司 一种数字延迟锁相环及其锁定方法
CN106130543A (zh) * 2016-06-21 2016-11-16 中国电子科技集团公司第五十八研究所 一种高分辨率时钟相移架构与算法的实现方法
US10164649B2 (en) * 2016-11-30 2018-12-25 Taiwan Semiconductor Manufacturing Co., Ltd. Hybrid phase lock loop
KR102534241B1 (ko) * 2018-11-05 2023-05-22 에스케이하이닉스 주식회사 위상 감지 회로, 이를 포함하는 클럭 생성 회로 및 반도체 장치
DE102018130452A1 (de) * 2018-11-30 2020-06-04 Intel Corporation Ein Konzept zum Umwandeln eines thermometer-codierten Eingangssignals
CN111431524B (zh) * 2020-04-15 2022-11-11 中国科学院微电子研究所 延迟锁相环、锁相方法、多相位时钟生成电路及电子设备
CN113659982B (zh) * 2020-05-12 2024-03-01 瑞昱半导体股份有限公司 信号处理电路及其信号处理方法
US10979059B1 (en) * 2020-10-26 2021-04-13 Ciena Corporation Successive approximation register analog to digital converter based phase-locked loop with programmable range

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE501190C2 (sv) * 1993-04-28 1994-12-05 Ellemtel Utvecklings Ab Digitalt styrd kristalloscillator
US7020111B2 (en) * 1996-06-27 2006-03-28 Interdigital Technology Corporation System for using rapid acquisition spreading codes for spread-spectrum communications
JPH09138244A (ja) * 1995-10-25 1997-05-27 Hewlett Packard Co <Hp> 捕捉クロックの位相変調装置
US5712580A (en) * 1996-02-14 1998-01-27 International Business Machines Corporation Linear phase detector for half-speed quadrature clocking architecture
US6185721B1 (en) * 1996-03-06 2001-02-06 Matsushita Electric Industrial Co., Ltd. Method of design for testability at RTL and integrated circuit designed by the same
US5940608A (en) 1997-02-11 1999-08-17 Micron Technology, Inc. Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
US6047214A (en) * 1998-06-09 2000-04-04 North Carolina State University System and method for powering, controlling, and communicating with multiple inductively-powered devices
US6211741B1 (en) 1998-10-16 2001-04-03 Cypress Semiconductor Corp. Clock and data recovery PLL based on parallel architecture
US6157694A (en) * 1998-12-09 2000-12-05 Lucent Technologies, Inc. Fractional frequency divider
US6154510A (en) * 1999-05-03 2000-11-28 Sicom, Inc. Symbol timing recovery based on adjusted, phase-selected magnitude values
US6275072B1 (en) * 1999-10-07 2001-08-14 Velio Communications, Inc. Combined phase comparator and charge pump circuit
US6526374B1 (en) * 1999-12-13 2003-02-25 Agere Systems Inc. Fractional PLL employing a phase-selection feedback counter
US6668335B1 (en) * 2000-08-31 2003-12-23 Hewlett-Packard Company, L.P. System for recovering data in a multiprocessor system comprising a conduction path for each bit between processors where the paths are grouped into separate bundles and routed along different paths
US6538966B1 (en) * 2000-10-06 2003-03-25 Hewlett-Packard Company Accurate positioning of data marks and spaces relative to groove wobble on a rewritable optical disc
DE10122481B4 (de) * 2001-05-09 2012-02-16 Nxp B.V. Schaltung zur wahlweisen Erzeugung eines Ausgangssignals aus einem von mehreren Taktsignalen
FR2829322B1 (fr) 2001-09-03 2003-12-05 St Microelectronics Sa Circuit de generation d'un signal module en largeur d'impulsion de type sigma delta
JP4093826B2 (ja) 2002-08-27 2008-06-04 富士通株式会社 クロック発生装置
US6791360B2 (en) * 2002-09-11 2004-09-14 Sun Microsystems, Inc. Source synchronous interface using variable digital data delay lines
FR2844655A1 (fr) * 2002-09-13 2004-03-19 St Microelectronics Sa Transformation d'un signal periodique en un signal de frequence ajustable
US7051227B2 (en) * 2002-09-30 2006-05-23 Intel Corporation Method and apparatus for reducing clock frequency during low workload periods
CN1225089C (zh) * 2002-10-31 2005-10-26 百利通电子(上海)有限公司 用一条延时链产生多个频点时钟信号的数字锁相环
KR100507873B1 (ko) * 2003-01-10 2005-08-17 주식회사 하이닉스반도체 듀티 보정 회로를 구비한 아날로그 지연고정루프
FR2854293B1 (fr) * 2003-04-25 2005-07-22 St Microelectronics Sa Dispositif de reception de donnees serie
US7230464B2 (en) * 2004-06-29 2007-06-12 Intel Corporation Closed-loop delay compensation for driver
TWI252317B (en) * 2004-07-26 2006-04-01 Realtek Semiconductor Corp Circuit for detecting phase error and generating control signal and PLL using the same
JP4679872B2 (ja) * 2004-10-13 2011-05-11 パナソニック株式会社 クロック発生装置
KR100644127B1 (ko) * 2005-01-03 2006-11-10 학교법인 포항공과대학교 무한의 위상 이동 기능을 가지는 전압 제어 지연 라인을기반으로 하는 듀얼 루프 디엘엘
DE102005042710B4 (de) * 2005-09-09 2007-04-26 Infineon Technologies Ag Vorrichtung und Verfahren zur spektralen Formung eines Referenztaktsignals

Also Published As

Publication number Publication date
CN101183867B (zh) 2011-02-09
TW200746644A (en) 2007-12-16
US20070247202A1 (en) 2007-10-25
CN101183867A (zh) 2008-05-21
US7583117B2 (en) 2009-09-01
US20070247201A1 (en) 2007-10-25
US7405604B2 (en) 2008-07-29
CN101123432B (zh) 2011-11-09
CN101123432A (zh) 2008-02-13

Similar Documents

Publication Publication Date Title
TWI350657B (en) Clock generator with variable delay clock and method thereof
EP2012407A4 (en) LOADING AND LOADING PROCESS THEREFOR
GB2434928B (en) Generator systems and methods
HK1140616A1 (zh) 定時和操作
EP2007304A4 (en) RESECTOSCOPIC DEVICE AND METHOD
EP2086023A4 (en) CONNECTED STRUCTURE AND METHOD OF MANUFACTURING
EP2008019A4 (en) LIGHTING DEVICE AND LIGHTING METHOD
IL194754A0 (en) Electroplating device and method
GB0812132D0 (en) Turbine assembly and generator
IL192419A0 (en) Anti-ephb4 antibodies and methods using same
EP2121511A4 (en) DEVICES AND METHOD FOR MICROPACKING
IL247957A0 (en) Anti-ephrinb2 antibodies and methods of using them
EP2008018A4 (en) LIGHTING DEVICE AND LIGHTING METHOD
GB2446844B (en) Callibration circuit and asociated method
EP2064777A4 (en) METHOD AND PARTIAL REFLECTOR WITH VARIABLE CROSS-COUPLING
EP2084815A4 (en) ULTRA-BROADBAND IMPULSE GENERATOR AND METHOD THEREFOR
GB2465510B (en) Signal generator and method
EP2237471A4 (en) SYNCHRONIZATION DEVICE AND SYNCHRONIZATION METHOD
HK1183623A1 (zh) 抗病毒方法及組合物
EP2046654A4 (en) CONSTRUCTION DEVICE AND METHOD
HK1114959A1 (en) Accurate timing generator and method therefor
GB0821508D0 (en) Engine components and methods of forming engine components
GB2461976B (en) Detonation devices and methods
GB2433932B (en) Casing structure and function changing method thereof
TWI347506B (en) Clock synchronization device, clock synchronization method and clock generation device using the same