TWI313050B - Semiconductor chip package manufacturing method and structure thereof - Google Patents
Semiconductor chip package manufacturing method and structure thereof Download PDFInfo
- Publication number
- TWI313050B TWI313050B TW095138478A TW95138478A TWI313050B TW I313050 B TWI313050 B TW I313050B TW 095138478 A TW095138478 A TW 095138478A TW 95138478 A TW95138478 A TW 95138478A TW I313050 B TWI313050 B TW I313050B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- image sensing
- substrate
- forming
- transparent
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 31
- 238000004519 manufacturing process Methods 0.000 title description 5
- 239000010410 layer Substances 0.000 claims description 72
- 235000012431 wafers Nutrition 0.000 claims description 66
- 239000000758 substrate Substances 0.000 claims description 33
- 239000002184 metal Substances 0.000 claims description 31
- 229910052751 metal Inorganic materials 0.000 claims description 31
- 239000012212 insulator Substances 0.000 claims description 25
- 239000011241 protective layer Substances 0.000 claims description 21
- 238000000034 method Methods 0.000 claims description 13
- 238000012858 packaging process Methods 0.000 claims description 10
- 229910000679 solder Inorganic materials 0.000 claims description 9
- 239000000084 colloidal system Substances 0.000 claims description 8
- 239000003292 glue Substances 0.000 claims description 6
- 238000005520 cutting process Methods 0.000 claims description 5
- 238000009413 insulation Methods 0.000 claims description 5
- 239000011521 glass Substances 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 3
- 230000001681 protective effect Effects 0.000 claims description 3
- 238000007789 sealing Methods 0.000 claims description 3
- 125000006850 spacer group Chemical group 0.000 claims description 2
- 239000012141 concentrate Substances 0.000 claims 1
- 238000009713 electroplating Methods 0.000 claims 1
- 239000003822 epoxy resin Substances 0.000 claims 1
- 238000003384 imaging method Methods 0.000 claims 1
- 239000004922 lacquer Substances 0.000 claims 1
- 230000000149 penetrating effect Effects 0.000 claims 1
- 229920000647 polyepoxide Polymers 0.000 claims 1
- 230000035945 sensitivity Effects 0.000 claims 1
- 239000013078 crystal Substances 0.000 description 3
- 230000002950 deficient Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000005476 soldering Methods 0.000 description 2
- 206010036790 Productive cough Diseases 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 210000003802 sputum Anatomy 0.000 description 1
- 208000024794 sputum Diseases 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14632—Wafer-level processed structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Electromagnetism (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Solid State Image Pick-Up Elements (AREA)
Description
1313050 九、發明說明: 【發明所屬之技術領域】 本發明係有關-種半導體晶片封展製程及其結構,特 於影像感測元件之無凸塊封裝結構的製 【先前技術】 請參照[第1Α圖]所繪示之美國專利公 =_,235揭露一種半導體晶片封裝方法,該專利技術係 =晶圓110主動表面覆蓋一絕緣材120,如玻璃’ i自 :曰圓主動表面之接點延伸至晶圓之f面。 成 «件2 I 金屬線路13G延伸至 封裝件表面。細L晶圓中之晶片不良 Γ例如—片晶财有半數晶料是不良品,_此^封 裝方式顯紐財彰。 W此種封 8二卜。’請參照[第1β圖]所繪示之美國專利公報第 ⑽作為承载晶片15。之基底,接::二其以膠體 凸塊之縣·。f 觀財可形成無 片表面形成鏤空的開:此故構因無法在半導體晶 或溫、师】元件等須以主絲面元件 導體晶片,故其_領域有限。觸項而作用的半 【發明内容】 5 1313050 有鑑於此,本發明所欲解決的問題,係提供一種半導 體晶片封裝製程及其結構,使其封裝結構具有由晶片主動 表面延伸至晶片背面的接點,並於晶片主動表面之主動區 域具有影像感測晶片所需之開口結構。 為解決上述問題’本發明所提出之技術手段係一種半 導體晶片封裝製程及其結構,其製程步驟包括:提供一具 有上表面與-下表面之基底,基底包含複數個影像感測 晶片及外圍之絕緣膠體,每一影像感測晶片具有一與基底 上表面齊平的主動表面及一與基底下表面齊平相對之背 面’主動表面上具有複數個銲墊,及—主動區域;覆蓋一 透明絕緣體於每-影像感測晶片之主動區域上;形成一絕 緣層於基底上表形成複數個開口於絕緣層上,且其開 口係位於f彡像❹制銲墊處,以使㈣減;形成複數 個貝穿孔於影像感測晶片外側,且貫穿絕緣層及基底之絕 緣膠體;形成-金屬層於絕緣層表面、開口表面、銲塾表 面、貫穿孔表面及基底下表面上,以延伸銲墊至基底下表 面;圖案化金麟以裸露翻絕緣體頂部區域,並除去基 底下表面上之金屬層的部分區域,而形成複數健點;以 及施以切割技術,以形成複數個包含單-影像感應晶片之 封裝結構。 採用了本發明之半導體晶片封裝製程及其結構,可運 用其製程將晶片之主動表面的接點延伸側晶片背面,而形 成無凸塊之封裝件’且因本製程可在其所封裝之晶片主動 表面的絲區域上方作出開π,可令晶片元件與光源接 1313050 觸,較適用於影像感測元件等光學元件之封裝。 【實施方式】 請參照[第2A圖]、[第2B圖]、[第2C圖]、[第2D 圖]、[第2E圖]、[第2F圖]、[第2G圖]及[第2H圖]所 繪示的本發明第一實施例之製造流程剖面示意圖。其製造 步驟係包括:預先提供一基底21,基底21具有—上表面 211與一下表面212,且基底21係包含複數個影像感測晶 • 片213及包圍於影像感測晶片213之一絕緣膠體214,每 一影像感測晶片213具有一與基底21上表面211齊平的 主動表面2131及一與基底21下表面212齊平的背面 2132,主動表面2131上具有複數個銲墊21311及一主動 區域21312 ;再覆蓋一透明絕緣體22,如運用一透明膠體 直接覆蓋的方式,或利用玻璃覆蓋於每一影像感測晶片 213之主動區域21312上,亦可應用一間格子31樓起透 鲁月、'、巴緣體22以使影像感測晶片213與透明絕緣體22保持 一間距;續形成一絕緣層23於基底21上表面211,其厚 度與透明絕緣體22頂面大致相等為佳;接著可利用如曝 光顯影技術形成複數個開口 231於絕緣層23上,且位於 〜像感測晶片213鲜塾21311處而使銲墊21311裸露;再 形成複數個貫穿孔24於影像感測晶片213外側,且貫穿 孔24係貫穿絕緣層23及基底21的絕緣膠體214 ;再形 成—金屬層25於絕緣層23表面、開口 231表面、鲜塾 21311表面、貫穿孔24表面及基底21下表面上,以延伸 1313050 知墊21311至基底21下表面’且其形成方式可先以藏魏 方式先錢上金屬種子層(seed layer)於其表面(圖中未 =),再以電財式軸金屬層25於金屬種子層上,以使 金屬層25具足夠厚度;繼而將金屬層25圖案化以裸露透 明絕緣體22神_,並除絲底21下表壯之金屬層 25的部分區域’而形成複數個接點% ;最後施以切割技 衍用以$成複數個包含單一影像感應晶片則之半導體 晶片封裝結構。
清參照[第3A圖]、[第3B圖]、[第χ圖]、[第邪 圖]及[第3E圖]所繪示之本發明第二實施例之製造流程剖 面不意圖。上述之本發明第—實施例亦可再進—步改進為 另-第二實施例如下所述,在上述第一實施例之將金屬層 25圖案化以裸露透明絕緣體22頂部區域步驟之後、施以 切割技術步驟之前’更包括下列步驟:形成一上保護層 27及-下保護層28,上保護層27設於基底21上表面 俯1下層28 °又於基底21下表面212;再形成複數 個開口 29於下保護層28之植球位置,以及上保護層27 ^透明絕緣體22頂部的相對位置,以暴露出透明絕緣體 頂部表面;最後再形成複數個銲球30於下保護層28 ^每—雜26,錢銲球金箱25形成電性連 接0 上述弟-貫施例或第二實施例中,形成複數個貫穿孔 於影像感測晶片213外側之步驟之前,更包含形成— 應力缓域釘麵之步驟。且誠貫穿孔 8 1313〇5〇 包含貫穿應力缓衝層32。 上述第-實施例或第二實施例中,在覆蓋一透明絕緣 體^之步驟更包含預先在透明絕賴22蘭表面貼—防 4膠(圖中未示)’並在形成複數個薛球3〇之步驟中,更 包含去除防護膠之步驟。 請參照第4A圖猶示本發明第—實施例之封裝社構 剖面示意圖。其半導體晶片封裝結構40包括:-影賴 測晶片213(image Sensor dle),其包含一主動表面 2131 ’及-相對之背面2132,且主動表面上具有〆 主動區域21312及複數個銲墊21311 ; 一透明絕緣體22 係設置於影像感測晶片213主動區域21312上;—絕緣層 23係形成於影像感測晶片2丨3主動表面2131並包覆影^ 感測晶片213之周圍區域,且具有複數個開口 231用以曝 露出影像感測晶片213之銲墊21311 ; —圖案化金屬層41 係形成於絕緣層23、開口 231與影像感測晶片213背面 之部分區域,並於背面形成複數個接點26,且圖案化金 屬層41電性^接於銲墊21311 ;以及複數個導通孔犯, 係貝穿絕緣層23且電性連接於圖案化金屬層41。 續請參照第4Β圖。上述半導體晶片封裝結構4〇結構 ,改進,可更包含-上保護層27及—下保護層28,上保 護層27形成於絕緣層23的上表面,並曝露出透明絕緣體 22處’而下保護層28則形成於影像感測晶片213背面, 並具有至)、開口 29,用以曝露出接點26。亦可再包括 複數個銲球3Q,其係形成於該些接點26上。 9 1313050 續請參照第5A圖。前述半導體晶片封裝結構4〇結構 之改進’其中絕緣層23與圖案化金屬I 41之間,更包含 —應力緩衝層32形成於影像感測晶片213背面與絕緣層 23下表面上’且圖案化金屬層41並包覆於應力緩衝層犯 之底面。 續請參照第5B圖。前述半導體晶片封裝結構4〇結構 可更包含-間格子31(space)置於影像感測晶片213主動 表面2131上’並撐起透明絕緣體22,使其跨設並保持一 間距於影像感測晶片213主動區域21312上。 ,綜上所述,乃僅記縣發明為呈麟決問題所採用的 技術手段之難實施方核實酬而已,並_來限定本 2明專利實施之範®。即凡與本發明專辦請翻文義相 符,或依本發明專利範圍所做的均等變化與修飾,皆為本 發明專利範圍所涵蓋。 【圖式簡單說明】 第1A圖繪示先前技術之半導體晶片封裝結構; 第1B圖繪示另一先前技術之半導體晶片封裝結構; 第2AU、第2B圖、第2C圖、第2D圖、第2E圖、第2F圖、第 2G圖及第2H圖繪示本發明第一實施例之製造流程 剖面示意圖; 第3A圖、第3B圖、第3C圖、第3D圖及第3E圖繪示本發明第 二實施例之製造流程剖面示意圖; 第4A圖繪示本發明第一實施例之封裝結構剖面示意圖; 第4B圖繪示本發明第二實施例之封裝結構剖面示意圖; 1313050 第5A圖繪示本發明之形成於影像感測晶片背面與絕緣層下 表面之應力緩衝層封裝結構剖面示意圖;以及 第5B圖繪示本發明之運用間格子架起透明絕緣體之封裝結 構剖面示意圖。 【主要元件符號說明】 [先前技術部分]
110 晶圓 120 絕緣材 130 金屬線路 140 膠體 150 晶片 160 絕緣層 170 金屬線路 [本發明部分] 21 基底 211 上表面 212 下表面 213 影像感測晶片 2131 主動表面 21311 鲜塾 21312 主動區域 2132 背面 214 絕緣膠體 22 透明絕緣體 1313050 23 絕緣層 231 開口 24 貫穿孔 25 金屬層 26 接點 27 上保護層 28 下保護層 29 開口 30 銲球 31 間格子 32 應力缓衝層 40 半導體晶片封裝結構 41 圖案化金屬層 42 導通孔 12
Claims (1)
1313050 十、申請專利範圍: 1.-種半導體晶片封裝製程,其包含下列步驟: 提供一基底,該基底具有一上表面與一下表面,立 該基底係包含複數個影像感測晶片及包圍於該些影像感 測晶片之-絕緣膠體,每—該些影像感測晶片具有一與 該基底上表面齊平的主動表面及一與該基底下表面齊肀 之背面,I亥主動表面上具有複數個銲墊,及一主動區 域; 覆蓋-透明絕緣體於每—該些影像_晶片之主動 區域上, 形成一絕緣層於該基底上表面; 形成複數個開口於該絕緣層上,且該些開口係位於 該些影像感測晶片銲墊處,以使該些銲墊裸露; 形成複數個貫穿孔於該些影像感測晶片外側,且貫 穿該絕緣層及該基底之絕緣膠體; 形成一金屬層於該絕緣層表面、該些開口表面、該 些銲墊表面、該些貫穿孔表面及該基底下表面上,以延 伸該些銲墊至該基底下表面; 圖案化遠金屬層,以裸露該透明絕緣體頂部區域, 並除去該基底下表面上之該金屬層的部分區域,而形成 複數個接點;以及 施以切割技術’用以形成複數個包含單—影像感應 晶片之封裝結構。 2.如申請專概g第1項所狀半導體晶料裝製程,其 13 1313050 中在該圖案化該金屬層步驟之後且於施以切割技術步驟 之前,更包含下列步驟: 形成一上保護層及一下保護層,該上保護層設於該 基底上表面’該下保護層設於該基底下表面; 形成複數個開口於該下保護層之該些植球位置,及 5玄上保s蔓層之该透明絕緣體頂部的相對位置,以暴露出 該透明絕緣體頂部表面;以及 形成複數個銲球於該下保護層之每一該些接點,以 使該些銲球與該金屬層形成連接。 3. 如申請專利範圍第1項所述之半導體晶片封裝製程,其 中該形成複數個貫穿孔於該些影像感測晶片外側之步騍 之前,更包含形成一應力緩衝層於該基底下表面。 4. 如申請專利_第3項所述之半導體⑼封裝製程,其 中該些貫穿孔更包含貫穿該應力緩衝層。 、 5·如申請專利細第丨項所述之半導體晶片封裝製程,其 中該覆蓋-翻絕緣體之步驟更包含預先在該透明㈣ 體頂部表面貼-防護膠,並在該形成複數個鋒球之步 中,更包含去除該防護膠。 中该覆蓋一透明絕緣體之步驟係利用一这 明絕緣體直顧蓋於每-該些影像感測 6·如申請專利範圍第丨項所述之半導體晶片封裝製程 中玄女薄装 'ifc r*r» ^ 透明膠體將該透 則晶片主動區域
月封裝製程,其 及些影像感挪晶 14 1313050 片主動區域上,利用一間格子(spacer)撐起該透明絕緣 體,以使每一該些影像感測晶片與該透明絕緣體保持一 間距。 8.如申請專利範圍第1項所述之半導體晶片封裝製程,其 中該形成-金屬層步驟似賴方績上—金屬種子層 (seed layer),再以電鍍方式在該金屬種子層上形成金 屬層。 9· 一種半導體晶片封裝結構,其包含: 衫像感測晶片(image sens〇r die),其包含一主 動表面,及一相對之背面,且該主動表面上具有一主動 區域及複數個銲墊; 一透明絕賴’錢設胁該f彡縣測晶#主動區 域上; °° -絕緣層,其麵成於該影像_晶片主動表面並 包覆該影像_晶片之觸區域,且具有複數個開口, 用以曝露出該影像感測晶片之該些銲墊; 一圖案化金屬層,其係形成於該絕緣層、該些絕緣 層開口與該影像感測晶片背面之部分區域,並於該背面 形成複數個接點’且該贿化金屬層雜連接於該此 墊;以及 — 複數個導通孔,係貫穿該絕緣層,且電性連接於該 圖案化金屬層。 Λ 10.如申β專心目帛9賴狀半雜⑼縣結構, 更包3 i保護層及一下保護層,該上保護層形成於 15 1313050 該絕緣層的上表面,並曝露出該透明絕緣體處,而該 下保濩層則形成於該影像感測晶片背面,並具有至少 一開口,用以曝露出該些接點。 11. 如申請專利範圍第9項所述之半導體晶片封|結構, 更包括複數個銲球,其係形成於該些接點上。 12. 如申請專利範圍第9項所述之半導體晶片封裝結構, 其中該絕緣層與該圖案化金屬層之間,更包含一應力 缓衝層形成於該影像感測晶片背面與該絕緣層下表面 上,且該圖案化金屬層並包覆於該應力緩衝層之底 面。 13. 如申請專利範圍第9項所述之半導體晶片封裝結構, 其中該絕緣層係為環氧樹酯。 14. 如申請專利範圍第9項所述之半導體晶片封襄結構, 其中該透明絕緣體係一玻璃。 15. 如申請專利範圍第9項所述之半導體晶片封裂結構, 其中該透明絕緣體係一透明膠體。 16·如申請專利範圍第9項所述之半導體晶片封裝結構, 更包含一間格子(space)置於該影像感測晶片主動表面 上,並撐起該透明絕緣體,使其跨設並保持一間距於 該影像感測晶片主動區域上。 17·如申請專利範圍第9項所述之半導體晶片封農結構, 其中該絕緣層之一上表面與該透明絕緣體頂面同高。 18·如申請專利範圍第9項所述之半導體晶片封裝結構, 其中该上保護層及該下保護層係為防鲜綠漆層。 16
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095138478A TWI313050B (en) | 2006-10-18 | 2006-10-18 | Semiconductor chip package manufacturing method and structure thereof |
US11/871,319 US7790505B2 (en) | 2006-10-18 | 2007-10-12 | Semiconductor chip package manufacturing method and structure thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095138478A TWI313050B (en) | 2006-10-18 | 2006-10-18 | Semiconductor chip package manufacturing method and structure thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200820396A TW200820396A (en) | 2008-05-01 |
TWI313050B true TWI313050B (en) | 2009-08-01 |
Family
ID=39318425
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095138478A TWI313050B (en) | 2006-10-18 | 2006-10-18 | Semiconductor chip package manufacturing method and structure thereof |
Country Status (2)
Country | Link |
---|---|
US (1) | US7790505B2 (zh) |
TW (1) | TWI313050B (zh) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2051298B1 (en) * | 2007-10-18 | 2012-09-19 | Sencio B.V. | Integrated Circuit Package |
SG152086A1 (en) * | 2007-10-23 | 2009-05-29 | Micron Technology Inc | Packaged semiconductor assemblies and associated systems and methods |
TW200935572A (en) * | 2008-02-01 | 2009-08-16 | Yu-Nung Shen | Semiconductor chip packaging body and its packaging method |
US8138027B2 (en) * | 2008-03-07 | 2012-03-20 | Stats Chippac, Ltd. | Optical semiconductor device having pre-molded leadframe with window and method therefor |
US7666711B2 (en) * | 2008-05-27 | 2010-02-23 | Stats Chippac, Ltd. | Semiconductor device and method of forming double-sided through vias in saw streets |
JP4760930B2 (ja) * | 2009-02-27 | 2011-08-31 | 株式会社デンソー | Ic搭載基板、多層プリント配線板、及び製造方法 |
TWI536525B (zh) | 2010-05-11 | 2016-06-01 | 精材科技股份有限公司 | 晶片封裝體 |
US9355975B2 (en) | 2010-05-11 | 2016-05-31 | Xintec Inc. | Chip package and method for forming the same |
US9437478B2 (en) * | 2010-05-11 | 2016-09-06 | Xintec Inc. | Chip package and method for forming the same |
US9209124B2 (en) | 2010-05-11 | 2015-12-08 | Xintec Inc. | Chip package |
US9425134B2 (en) | 2010-05-11 | 2016-08-23 | Xintec Inc. | Chip package |
US8709874B2 (en) * | 2010-08-31 | 2014-04-29 | Advanpack Solutions Pte Ltd. | Manufacturing method for semiconductor device carrier and semiconductor package using the same |
CN102543767B (zh) * | 2010-12-07 | 2015-04-08 | 万国半导体(开曼)股份有限公司 | 一种在晶圆级封装的塑封工序中避免晶圆破损的方法 |
US9252172B2 (en) | 2011-05-31 | 2016-02-02 | Stats Chippac, Ltd. | Semiconductor device and method of forming EWLB semiconductor package with vertical interconnect structure and cavity region |
TWI462194B (zh) * | 2011-08-25 | 2014-11-21 | Chipmos Technologies Inc | 半導體封裝結構及其製作方法 |
US9553162B2 (en) | 2011-09-15 | 2017-01-24 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming semiconductor die with active region responsive to external stimulus |
US9564413B2 (en) | 2011-09-15 | 2017-02-07 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming semiconductor die with active region responsive to external stimulus |
KR101419600B1 (ko) * | 2012-11-20 | 2014-07-17 | 앰코 테크놀로지 코리아 주식회사 | 지문인식센서 패키지 및 그 제조 방법 |
CN105845638B (zh) * | 2015-01-16 | 2019-04-09 | 恒劲科技股份有限公司 | 电子封装结构 |
CN105845635B (zh) * | 2015-01-16 | 2018-12-07 | 恒劲科技股份有限公司 | 电子封装结构 |
TWI611544B (zh) * | 2015-01-16 | 2018-01-11 | 恆勁科技股份有限公司 | 電子封裝結構 |
CN105845639B (zh) * | 2015-01-16 | 2019-03-19 | 恒劲科技股份有限公司 | 电子封装结构及导电结构 |
US9978720B2 (en) * | 2015-07-06 | 2018-05-22 | Infineon Technologies Ag | Insulated die |
TWI672786B (zh) * | 2017-12-28 | 2019-09-21 | 英屬開曼群島商鳳凰先驅股份有限公司 | 電子封裝件及其製法 |
CN109979890A (zh) * | 2017-12-28 | 2019-07-05 | 凤凰先驱股份有限公司 | 电子封装件及其制法 |
TWI680547B (zh) * | 2018-11-16 | 2019-12-21 | 恆勁科技股份有限公司 | 半導體封裝結構及其製作方法 |
CN111199924B (zh) * | 2018-11-16 | 2022-11-18 | 恒劲科技股份有限公司 | 半导体封装结构及其制作方法 |
TWI710075B (zh) * | 2019-08-14 | 2020-11-11 | 力成科技股份有限公司 | 半導體封裝結構及其製造方法 |
CN111128763A (zh) * | 2019-12-06 | 2020-05-08 | 上海先方半导体有限公司 | 一种芯片封装结构的制作方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL108359A (en) * | 1994-01-17 | 2001-04-30 | Shellcase Ltd | Method and device for creating integrated circular devices |
US6271469B1 (en) * | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
JP2002094082A (ja) * | 2000-07-11 | 2002-03-29 | Seiko Epson Corp | 光素子及びその製造方法並びに電子機器 |
TW497236B (en) * | 2001-08-27 | 2002-08-01 | Chipmos Technologies Inc | A soc packaging process |
TWI254467B (en) * | 2005-03-01 | 2006-05-01 | Advanced Semiconductor Eng | Semiconductor package having an optical device and the method of making the same |
TWI264807B (en) * | 2005-03-02 | 2006-10-21 | Advanced Semiconductor Eng | Semiconductor package and method for manufacturing the same |
US7285434B2 (en) * | 2005-03-09 | 2007-10-23 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and method for manufacturing the same |
US7408244B2 (en) * | 2005-03-16 | 2008-08-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor package and stack arrangement thereof |
TW200805682A (en) * | 2006-07-07 | 2008-01-16 | Advanced Semiconductor Eng | Method for encapsulating sensor chips |
-
2006
- 2006-10-18 TW TW095138478A patent/TWI313050B/zh active
-
2007
- 2007-10-12 US US11/871,319 patent/US7790505B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US7790505B2 (en) | 2010-09-07 |
US20080096321A1 (en) | 2008-04-24 |
TW200820396A (en) | 2008-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI313050B (en) | Semiconductor chip package manufacturing method and structure thereof | |
TWI231551B (en) | Semiconductor device and method of manufacturing the same | |
TWI248143B (en) | Semiconductor package and method of fabricating the same | |
TWI331388B (en) | Package substrate, method of fabricating the same and chip package | |
JP2792532B2 (ja) | 半導体装置の製造方法及び半導体ウエハー | |
US8633091B2 (en) | Chip package and fabrication method thereof | |
US8048781B2 (en) | Methods and systems for packaging integrated circuits | |
TWI378519B (zh) | ||
JP5820911B2 (ja) | チップサイズ両面接続パッケージ | |
TW200826207A (en) | Chip scale package structure and method for fabricating the same | |
TWI555100B (zh) | 晶片尺寸封裝件及其製法 | |
JP2008016855A (ja) | 積層チップを備えた半導体素子、および、その製造方法 | |
JP2008532292A5 (zh) | ||
TW201133746A (en) | Microelectronic package and method of manufacturing same | |
TW200428627A (en) | Semiconductor package having conductive bumps on chip and method for fabricating the same | |
TW201044548A (en) | Package on package to prevent circuit pattern lift defect and method of fabricating the same | |
TW200939428A (en) | Multi-chip package structure and method of fabricating the same | |
TW200947654A (en) | Stacked type chip package structure and method of fabricating the same | |
TW201232851A (en) | Package having emitting element and method for manufacturing the same | |
JP2010263080A (ja) | 半導体装置 | |
WO2014136303A1 (ja) | 半導体装置および半導体装置の製造方法 | |
US8101470B2 (en) | Foil based semiconductor package | |
EP2040294A1 (en) | Method of manufacturing a semiconductor device | |
TW200917392A (en) | Semiconductor device and method of bump formation | |
TWI337386B (en) | Semiconductor device and method for forming packaging conductive structure of the semiconductor device |