TW544829B - Testing integrated circuits - Google Patents
Testing integrated circuits Download PDFInfo
- Publication number
- TW544829B TW544829B TW089122966A TW89122966A TW544829B TW 544829 B TW544829 B TW 544829B TW 089122966 A TW089122966 A TW 089122966A TW 89122966 A TW89122966 A TW 89122966A TW 544829 B TW544829 B TW 544829B
- Authority
- TW
- Taiwan
- Prior art keywords
- solder ball
- test
- substrate
- patent application
- array
- Prior art date
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 49
- 229910000679 solder Inorganic materials 0.000 claims abstract description 50
- 238000000034 method Methods 0.000 claims abstract description 22
- 239000000758 substrate Substances 0.000 claims description 26
- 229910052751 metal Inorganic materials 0.000 claims description 10
- 239000002184 metal Substances 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 9
- 239000004065 semiconductor Substances 0.000 claims description 8
- 229910052710 silicon Inorganic materials 0.000 claims description 4
- 239000010703 silicon Substances 0.000 claims description 4
- 238000005476 soldering Methods 0.000 claims 1
- 239000000126 substance Substances 0.000 claims 1
- 238000007747 plating Methods 0.000 description 14
- 238000005516 engineering process Methods 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 7
- 229910052782 aluminium Inorganic materials 0.000 description 7
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- 229910052804 chromium Inorganic materials 0.000 description 6
- 239000011651 chromium Substances 0.000 description 6
- 238000000576 coating method Methods 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 239000011248 coating agent Substances 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 4
- 239000000047 product Substances 0.000 description 4
- 239000004952 Polyamide Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 239000002131 composite material Substances 0.000 description 3
- 239000013078 crystal Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 229920002647 polyamide Polymers 0.000 description 3
- 239000000523 sample Substances 0.000 description 3
- 229910001020 Au alloy Inorganic materials 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- ZTXONRUJVYXVTJ-UHFFFAOYSA-N chromium copper Chemical compound [Cr][Cu][Cr] ZTXONRUJVYXVTJ-UHFFFAOYSA-N 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 239000003353 gold alloy Substances 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229920000768 polyamine Polymers 0.000 description 2
- 238000010998 test method Methods 0.000 description 2
- 241000251468 Actinopterygii Species 0.000 description 1
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910000669 Chrome steel Inorganic materials 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- 229910000691 Re alloy Inorganic materials 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 229910052770 Uranium Inorganic materials 0.000 description 1
- 230000032683 aging Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 150000001412 amines Chemical class 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- VUFGUVLLDPOSBC-XRZFDKQNSA-M cephalothin sodium Chemical compound [Na+].N([C@H]1[C@@H]2N(C1=O)C(=C(CS2)COC(=O)C)C([O-])=O)C(=O)CC1=CC=CS1 VUFGUVLLDPOSBC-XRZFDKQNSA-M 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- NTQGILPNLZZOJH-UHFFFAOYSA-N disilicon Chemical group [Si]#[Si] NTQGILPNLZZOJH-UHFFFAOYSA-N 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 230000008014 freezing Effects 0.000 description 1
- 238000007710 freezing Methods 0.000 description 1
- 238000011990 functional testing Methods 0.000 description 1
- 239000008187 granular material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000012995 silicone-based technology Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04073—Bonding areas specifically adapted for connectors of different types
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85203—Thermocompression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Description
544829 五、發明說明α) 發明領域 本發明有關 技術,特別是 發明背景 I c元件的電 在I C製造方面 在多晶粒模組 在M C Μ封裝中 兼具成本與可 最終產品測試 封裝中每 曰曰 品良率僅為8 5 封裝,在將晶 要,這通常牽 憶體晶粒來說 試的晶粒中, 強韌且可靠的 錫球於元件上 其中兀件以錫 人目前為止的 0 9/366, 388 中 晴專利範圍, 刻出一凹陷的 試電路,凹槽 於一種用於測試半導體積體電路U c )元件—之 關於測試打線接合之I c元件。 性測試為最終I c產品成本的一個重要環節, ’已經做了大量的發展和測試工具的投資, 封裝(MCM)上,測試策略特別的嚴苛,由於 ’I最終良率是每一獨立晶粒良率的乘積,由 罪度的觀點來看,一般傳統途徑所偏好的一 、,’對MCM產品而言並非最佳選擇;例如,若 粒的良率為95%,則一具有3個晶粒的耽%產 ^ 如此在某些I C元件封裝上,特別是MCM 粒組裝並確定為KGD前,完整地測試變得重 涉到電性功能測試與老化或預燒測試,對記 、’,燒測試特別地重要,其中在僅經功能測 Ϊ 1有1 — 5 %的不良率,然而,預燒測試需要 ν電探針連結,因此,圖樣(pat tern)施加 、’、亚使用電性連結至錫球的特殊測試儀器, ^固疋於圖樣上;在本文的參考文獻,發明 =作中’於0 8 / 0 3/ 9 9申請之中請案序號 复敛述舉例數種可供使用的測試方法,並申 /、為石夕測試平台的使用,其中在矽晶圓上蝕 圖樣, 該凹陷處連結到一模擬元件電流的測 、規劃是為配合錫球排列在I C元件上,使用
544829 五、發明說明(2) 矽為測試平台 匹配的熱性質 試電路,良好 錫球固定的I C 並且有一易於 接合封裝,並 用於積體電 封裝上,因為 封裝和晶粒的 元件,而在使 是相當無效率 接合I C封裝在 〇 7 / ο 1 / 9 9 申請 範圍’這種封 接以打線接合 封裝仍具有直 希望有一用於 粒有效率且具 相容性。 發明概沭 本發明發展 方法,其允許 接合將這些晶 排至錫球的位
可與I C基板 材料具有以下優點:高平整性 ,顯著的熱膨脹係數,以及可得用以製 發展的連結技術,這種測試方法和儀p與用 晶粒或多晶粒模組(MCMS)並用的效能ϋ, 測試時使用的錫球陣列,但其顯得與用打線 僅有接觸墊的I c元件不同。 。 路π件的打線接合的連結已被廣泛應用於IC 他們相當便宜,且相當可靠,然而,在最終 i丁線接合之後,對mcm不可使用預燒測試ic 裸接合墊的打線接合之前,預燒測試晶粒 太:一可避免此問題,最先進的高腳數打線 本文的參考文獻,本人相關著作,於 =:請序號0 9 /36 1,1〇〇中有提及並申請專利 ς =用一中間連結基板(IIS),而1〇晶粒直 到下一連結層級(IIS)。然而,許多ic 連結至-下連結層級之晶粒。我們 =頌1C晶粒的預燒測試的試驗流程,該1(:晶 對銲錫接合元件的預燒測試之整合過程之 曰:用於具借打線接合墊的1C晶粒之1C測試 1曰;預燒測試時有效的固定,並允許以打線 置,t下一板子的層級,打線接合墊被安 ’而晶粒則具有用於預燒測試的錫球,測
)44829
試後,KGD以錫球忐4 A 朝下的固$,或以Λ 合封裝,接著7 ιαα簡短說明丁線接合面朝上的固定 圖1為一積體電路 用的銲錫陣列,與用 合; 元件的一部份圖式,顯示預燒測試所 以打線接合至下一連結層級的打線接 圖2 - 1 2為本發明φ斜τ Γ Β 式。 中對1 C曰曰粒製造的製程步驟之代表圖 iA-^詳細說明 接ί:圖?,半導體IC基板11如所示地,表面有-標準1c 2 ’該基板含有10電路元件(未顯示),該半導體通 韦二矽兀素,但也可能為三五族半導體如砷化鎵或磷化銦 2構成的高速電晶體或光學元件,IC晶粒上端的金屬層包 I用於連結的接觸墊,在以矽為基礎的科技中,這些通常 έ有銘’在疋義出最後金屬層級,並形成接觸墊之後,IC 元件的上表面通常以惰性鑛層1 4封住,已知並使用有數種 惰性錢層材料’如氮化鈦(§ I N C A P S ),但最好選擇聚醯 胺,一聚醯胺鍍層較易於被定義圖樣為如圖1所示者,接 觸墊12露出,光學上可被定義的聚合物可在此使用,並可 以微影製作圖樣,一傳導的滑槽1 5,如鋁,從接觸墊1 2延 伸至另一惰性鍍層1 4的表面上某處,滑槽1 5以另一絕緣層 1 6,如聚醯胺覆蓋,鍍層1 6圖樣被製作為將滑槽1 5的部分 17暴露於或靠近接觸墊12,而在另一接觸區域之第二開口 使滑槽1 5露出,該第二開口具有錫球下金屬層(U BM ) 1 8和
第6頁 544829 五、發明說明(4) 锡球19。據圖式,打線接合2〇與在接觸墊12上方的滑槽15 目接觸錫球1 9與接觸墊1 2電性連結,很明顯的,可用-於 $用一傳統測試探針陣列的IC之預燒測試,據圖式打線接 121置直接位於接觸墊12的上方,但可根據預期偏移該 钱觸塾。 ' 所示,一般適於元件製造的製造流程將配合圖2- 1 2 討論之,圖2顯示基板21表面有一接觸墊22,基板為一標 準半導體晶圓的一部份,根據本發明中此一具體敘述,經 過錫球階段的製程會在晶圓層級操作,測試可如預期在^ 圓層、’及,或在單一化後執行,圖3顯示在聚酿胺鍵層2 3沈 積並製作圖樣後的基板2 1,鍍層23可選擇性地以網印法、 或疑轉塗層法’與微影法或其他姓刻的技術製作圖樣,接 觸墊22露出的情況下,傳導鍍層24的覆蓋物藉由合適的沈 積技術如濺鍍,在基板上沈積出來,如圖4所示,鍍層24 的材料最好是链,但也可由其他傳導性佳的材料如金,金 合金’鈦鈀金合金中挑選,或者可以由UBM過程的一部份 形成,其中UBM使用如鉻銅合金材料,鍍層24的厚度通常 為〇·3-3·0/ζιη之譜,鍍層24的圖樣製作如圖4所說明,以 提供一傳導滑槽,連結接觸墊22與此處26所表示的錫球 侧,錫球側2 6可位於基板表面任一處,從而提供將接觸塾 的連結陣列重組為另一由錫球側2 6代表的組態之功能,锡 球侧與接觸墊的位置最好能儘量靠近,俾能儘量減少;[c連 結的長度。 參考圖5,有一第二經圖樣製作的聚醯胺鍍層28與鍍層
第7頁 544829 五、發明說明(5) 2 3,在基板的表面上被選擇性地形成,並經圖樣製作以顯 現區域2 6 -滑槽2 4之錫球侧,以及一位於或靠近接觸墊*2 2 之第二區27,如圖6所示,一UBM鍍層31施加於錫球侧26, 用於滑槽2 4的材料通常是鋁’而普遍已知的,鋁並非焊接 所希望的材料,因此,工業 的部分,施加一 U Β Μ塗覆層 技術當中所使用的金屬,必 典型的銲錫熔融混合,並具 結構為鉻、銅的複合材料, 接著將銅沈積於鉻上,以提 已知鉻金屬可良好地黏著不 料,因此,其可良好地黏著 的二氧化矽、氮化矽、聚醯 而,辑鍚合金會分解銅,且 接復蓋在絡上的薄銅鑛層會 無法與鉻鍍層熔融混合,為 整體性,通常在鉻銅鍍層間 或合金層。 界的實例是,在铭金屬要焊接 並將銲錫回流至UBM,在UBM 須良好地黏著於鋁上,可以與 高傳導性,一符合這些要求的 首先沈積鉻,使其黏著於鋁, 供可與銲鍚溶融混合的表面, 論有機或無機物之許多種材 於介電材料,如常用於I C製程 胺專’與金屬如銅和铭;然 操法與鉻熔融混合,因此,直 分解成溶融的銲料,而該銲料 了確保銲料與UBM之間介面的 會使用一由鉻鋼組成的複合物 積層傳統上續…故傳統上可得沈 以使用該鍍層可由—合金乾減鐘而成,可 鉻和鋼:濺铲,、:然後換成銅金屬靶,視需要可用分開的 的組合物’:鱼:r於二者間轉換,後者可製作出-有層次 如=疋較佳的技術。 先前的建議,滑槽24可由UBM製程的—部份形成,其
544829 五、發明說明(6) 中滑槽24含有鉻-銅-鉻,或是適當的替代物,在這個情況 I人二ΐ接合點2 7可被塗覆上一層材料,而標準的金線〜或 金t金線可以有效地以熱壓縮的方式結合於其上,在所^ 的=私當t,較佳的選擇為金屬鋁,可被選擇施加於封蓋 點上這個步驟可以在流程中打線接合步驟前的任一 執行。 ‘6 芩二,錫球(S〇lder bumps4solder baUs)33 接著
二於:上,錫球傳統上用於“晶粒的覆晶固定,並J 技術如錫球定位或錫膏印刷所形成,應用上 一典沒錫球厚度為5_30 mlls,在此 成功的錫合成物之範例如下表所示:U中使用 人丄、 s-_ 表 1 合成物 錫 ------ 銻 銀 凝固點°G 熔點°C I 63 37 183 183 Π --------〜 TTT 95 . 5 1 235 240 ill 96.5 3.5 22f~ 220 所驟形成的錫球陣列,現在可以藉由圖8中35 :! 探針,對1。元件同時做功能測試和預燒測 ^ m ^ 1 ’ KGD會如MCM封裝般的組裝,圖9以圖示 :人3;如二^接合連結圖中IC的功能,其中錫球33和打線 . 不,連結到相同的電性接點,如接觸墊2 2。 &_引的,UBM鍍層可以用於錫球和IC接觸墊之間 、9 一於此相當簡易的途徑為,製作UBM鍍層的
544829 五、發明說明(7) 圖樣’以使UBM與滑槽能與I C接觸墊接觸,但這會造成滑 槽接觸’如重疊到I C接觸墊的邊緣,而非覆蓋他們,园〜 此’預留一链接觸塾的適當區域以便打線接合方為一可靠 的連結,圖1 0示意這種方法,其中鍍層36覆蓋鋁iC接觸塾 3 7的一部份,並將該墊與錫球3 8連結,但鍍層3 6預留該墊 一足夠的區域未經覆蓋,以利打線接合3 9。 熟練此技術的人可能在實際運用時顛倒錫球侧和打線接 合點,交替地,沒有一點需要覆蓋接觸墊的位置,任一點 都可能覆蓋I C接觸墊22,如此則可知本發明之方法提供連 結策略極大的彈性。 當一經濟的方法使用上述技術製造大量的KGI)時,可能 有狀況發生,藉覆晶固定某些晶粒,其餘則利用打線接合 固定,這些替代方式示於圖丨丨和12,參照圖u,κ元件41 如所示,晶粒結合於一連結基板42,而與線43以打線接合 至基板42上的連結圖樣44,基板可以是環氧化物的印刷電 路板(PCB),或陶瓷或矽的連結基板,基板也可以是另一 活性的1C晶粒,ic元件可以是已封裝或未封裝的,參照圖 1曰2、’其他KGD 51如所示,與52所代表的微錫球_起,以覆 曰^連結至多晶粒模組基板(MCM)53,MCM基板Μ可能輪流以 固定於另一連結基板之上,後者基板可能為一環氧化 =印刷電路板(PCB),其上有孔洞以配合元件51的凹入型 態。 為了圖式簡單起見,熟習該技術者會瞭解,這些圖中僅 顯不一獨立錫球與一獨立打線接合連結,通常會有數以十
第10頁
III
544829 五、發明說明(8) 記,甚至百計的錫球,為了測試而供連結,與用以永久連 結的相當數目的打線接合。 > 對於現今科技,使用錫球的I C晶粒來說,接觸墊的尺寸 大約在50-900 μιη,而塾與塾間的間距可能在20-500 "m, 錫球通常高度(z軸)為15-150 /zm,1C元件一般為邊長通常 在2-20 mm之間的方形或矩形。 根據 壓於選 製造作 位工具 地,1C 統的, 測試電 壓,與 元件, 習本技 動軟體 測前, 熟諳 該技藝 特定原 量。 本發明,電 擇的I C晶粒 業上,1C元 ,然後與排 元件可以在 且包含下列 壓、比較測 選擇具有符 例如,將I C 術者將瞭解 驅動的裝置 暴露於高溫 本技術者對 改進所透過 則的變異, 性測試I C元件的步驟牽涉到應 上的錫球,如此,在一般使用 件可能由單一作業 列一致的錫球放置 測試,電 加測試電 晶圓層級 步驟:施 得的測試電壓與一 合所謂最終組裝的 元件接合 的,測量 至一永久 、比較和 在預燒測 如 8 5 - 1 2 5 〇C。 有各種附 等效理論 述及申請 所執行 本技術會 的原則及 皆以所敘
或封裝作業 於測試陣列 性測試流程 壓於測試陣 套預定的1C 預定I C元件 的連結基板 選擇的步驟 試中,元件 用測試電 本發明的 傳遞至定 ,交替 本身是傳 列、量測 元件電 電壓的1C ,如同熟 ,將由自 一般在量 加的修正,所有基於 ,與來自於本文件中 的發明特徵適當地考
第11頁
Claims (1)
- 544829 修五 案號891丨2從66为年/鮮《 六、申請專利範圍 RZ7 WT, _«褛員明亓-名实修正後是否變更原實質内* 1. 一種用以製造讀鐘電& (1C)元件之方法,包含下 列步驟: a. 在一半導體I C元件晶圓上形成一 I C接觸點陣列,該 I C元件晶圓上有複數個I C元件; b. 形成一將該I C接觸墊陣列與錫球側陣列連結之連結 滑槽; c. 在該錫球側上形成錫球;其後 d. 藉電性接觸該錫球與一插座陣列,以電性測試該I C 元件; e. 將複數個I C元件分成個別I C晶片;以及 f .使用打線接合連結將該等I C元件連結至連結基板。 2 ·如申請專利範圍第1項之方法,其中電性測試該I C元 件之步驟,包含預燒電性測試。 3 .如申請專利範圍第2項之方法,其中該半導體I C元件 基板為矽。 4.如申請專利範圍第3項之方法,其中該連結滑槽含有 1呂σ 5 .如申請專利範圍第3項之方法,進一步包含施加錫球 下金屬層(U Β Μ )於該錫球側之步驟。 6 .如申請專利範圍第5項之方法,其中該連結滑槽與該 UBM在同一步驟形成。 7 · —種用以製造I C元件之方法,包括下列步驟: a ·以下列步驟處理一群I C元件: i .在一半導體I C元件晶圓上形成一 I C接觸墊陣列,O:\67\67187-911204.ptc 第13頁 544829 __案號89122966 #年月¥曰 修正_ . 六、申請專利範圍 該I C元件晶圓具有複數個I C元件; i i .沈積一傳導層於該I C元件晶圓,製作該傳導層 之圖樣以形成複數個第一區和第二區,該等第一區與該等 第二區連結,而該等第一和第二區電性連結至該I C接觸墊 陣歹|J ; i i i .於該等第一區域形成錫球;接著 i v.電性接觸該錫球以電性測試該I C元件與一插座 陣歹; b. 將該等I C元件分成個別I C晶片, c. 以打線接該等第二區接合至連結基板,將該I C晶片 之一第一部份連結至連結基板;及 d. 以銲錫將該錫球接合至該等第一區與該連結基板連 結,將該等I C晶片之一第二區接合至連結基板。O:\67\67187-911204.ptc 第14頁
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/435,971 US6342399B1 (en) | 1999-11-08 | 1999-11-08 | Testing integrated circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
TW544829B true TW544829B (en) | 2003-08-01 |
Family
ID=23730575
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW089122966A TW544829B (en) | 1999-11-08 | 2000-11-01 | Testing integrated circuits |
Country Status (6)
Country | Link |
---|---|
US (2) | US6342399B1 (zh) |
EP (1) | EP1098363A3 (zh) |
JP (1) | JP2001201534A (zh) |
KR (1) | KR20010051538A (zh) |
SG (1) | SG124229A1 (zh) |
TW (1) | TW544829B (zh) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6680213B2 (en) | 2001-04-02 | 2004-01-20 | Micron Technology, Inc. | Method and system for fabricating contacts on semiconductor components |
US7067916B2 (en) * | 2001-06-20 | 2006-06-27 | International Business Machines Corporation | Extension of fatigue life for C4 solder ball to chip connection |
US6784556B2 (en) * | 2002-04-19 | 2004-08-31 | Kulicke & Soffa Investments, Inc. | Design of interconnection pads with separated probing and wire bonding regions |
KR100585142B1 (ko) * | 2004-05-04 | 2006-05-30 | 삼성전자주식회사 | 범프 테스트를 위한 플립 칩 반도체 패키지 및 그 제조방법 |
US20070046314A1 (en) * | 2004-07-21 | 2007-03-01 | Advanced Semiconductor Engineering, Inc. | Process for testing IC wafer |
DE102004047730B4 (de) * | 2004-09-30 | 2017-06-22 | Advanced Micro Devices, Inc. | Ein Verfahren zum Dünnen von Halbleitersubstraten zur Herstellung von dünnen Halbleiterplättchen |
JP4639245B2 (ja) * | 2008-05-22 | 2011-02-23 | パナソニック株式会社 | 半導体素子とそれを用いた半導体装置 |
KR101006521B1 (ko) * | 2008-06-30 | 2011-01-07 | 주식회사 하이닉스반도체 | 반도체 패키지 및 이의 제조 방법 |
US8637983B2 (en) * | 2008-12-19 | 2014-01-28 | Ati Technologies Ulc | Face-to-face (F2F) hybrid structure for an integrated circuit |
US20100264522A1 (en) * | 2009-04-20 | 2010-10-21 | Chien-Pin Chen | Semiconductor device having at least one bump without overlapping specific pad or directly contacting specific pad |
US8797057B2 (en) * | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US9391040B2 (en) | 2014-10-17 | 2016-07-12 | International Business Machines Corporation | Planarity-tolerant reworkable interconnect with integrated testing |
KR102372355B1 (ko) | 2015-08-26 | 2022-03-11 | 삼성전자주식회사 | 반도체 칩, 이의 제조방법, 및 이를 포함하는 반도체 패키지 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5943553A (ja) * | 1982-09-06 | 1984-03-10 | Hitachi Ltd | 半導体素子の電極構造 |
US5917707A (en) * | 1993-11-16 | 1999-06-29 | Formfactor, Inc. | Flexible contact structure with an electrically conductive shell |
US5258330A (en) * | 1990-09-24 | 1993-11-02 | Tessera, Inc. | Semiconductor chip assemblies with fan-in leads |
US5367763A (en) * | 1993-09-30 | 1994-11-29 | Atmel Corporation | TAB testing of area array interconnected chips |
US5502333A (en) * | 1994-03-30 | 1996-03-26 | International Business Machines Corporation | Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit |
US5554940A (en) * | 1994-07-05 | 1996-09-10 | Motorola, Inc. | Bumped semiconductor device and method for probing the same |
US5517127A (en) * | 1995-01-09 | 1996-05-14 | International Business Machines Corporation | Additive structure and method for testing semiconductor wire bond dies |
US5844317A (en) * | 1995-12-21 | 1998-12-01 | International Business Machines Corporation | Consolidated chip design for wire bond and flip-chip package technologies |
US5969417A (en) * | 1996-08-27 | 1999-10-19 | Nec Corporation | Chip package device mountable on a mother board in whichever of facedown and wire bonding manners |
US5783868A (en) * | 1996-09-20 | 1998-07-21 | Integrated Device Technology, Inc. | Extended bond pads with a plurality of perforations |
US5918107A (en) * | 1998-04-13 | 1999-06-29 | Micron Technology, Inc. | Method and system for fabricating and testing assemblies containing wire bonded semiconductor dice |
US6166556A (en) * | 1998-05-28 | 2000-12-26 | Motorola, Inc. | Method for testing a semiconductor device and semiconductor device tested thereby |
US6511901B1 (en) * | 1999-11-05 | 2003-01-28 | Atmel Corporation | Metal redistribution layer having solderable pads and wire bondable pads |
-
1999
- 1999-11-08 US US09/435,971 patent/US6342399B1/en not_active Expired - Lifetime
-
2000
- 2000-10-30 EP EP00309584A patent/EP1098363A3/en not_active Withdrawn
- 2000-11-01 SG SG200006278A patent/SG124229A1/en unknown
- 2000-11-01 TW TW089122966A patent/TW544829B/zh not_active IP Right Cessation
- 2000-11-08 KR KR1020000066196A patent/KR20010051538A/ko not_active Application Discontinuation
- 2000-11-08 JP JP2000340172A patent/JP2001201534A/ja active Pending
-
2001
- 2001-11-23 US US09/999,322 patent/US20020075031A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US20020075031A1 (en) | 2002-06-20 |
US6342399B1 (en) | 2002-01-29 |
KR20010051538A (ko) | 2001-06-25 |
EP1098363A2 (en) | 2001-05-09 |
JP2001201534A (ja) | 2001-07-27 |
EP1098363A3 (en) | 2004-01-21 |
SG124229A1 (en) | 2006-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100818534B1 (ko) | 칩-형 전자 부품 및 그 제조 방법 및 그 제조에 사용하는 유사 웨이퍼 및 그 제조 방법 | |
TW544829B (en) | Testing integrated circuits | |
US4661192A (en) | Low cost integrated circuit bonding process | |
US7629687B2 (en) | Semiconductor device and method for manufacturing the same | |
US5860585A (en) | Substrate for transferring bumps and method of use | |
TWI362711B (en) | Method for making a socket to perform testing on integrated circuits and socket made | |
US5007576A (en) | Testable ribbon bonding method and wedge bonding tool for microcircuit device fabrication | |
US6303992B1 (en) | Interposer for mounting semiconductor dice on substrates | |
JP2003514380A (ja) | はんだ付けが可能なパッドおよびワイヤボンディングが可能なパッドを有する金属再配置層 | |
TW200828523A (en) | Multi-component package with both top and bottom side connection pads for three-dimensional packaging | |
US20080001271A1 (en) | Flipped, stacked-chip IC packaging for high bandwidth data transfer buses | |
US6050476A (en) | Reworkable microelectronic multi-chip module | |
CN105895603A (zh) | 具有衬底隔离和未掺杂的沟道的集成电路结构 | |
JP2003508898A (ja) | マイクロビームアセンブリおよび集積回路と基板との内部連結方法 | |
TW200826267A (en) | Wafer level chip package and a method of fabricating thereof | |
TWI313925B (en) | A semiconductor connection package for an integrated circuit, a method of connecting a semiconductor connection package to an integrated circuit and an apparatus | |
JPH0823015A (ja) | ソルダーバンプを有するノウングッドダイの製造方法 | |
JPH0353536A (ja) | 導体のボンディング方法 | |
Liu et al. | Development of Flip‐chip Joining Technology on Flexible Circuitry UsingAnistropically Conductive Adhesives and Eutectic Solder | |
TW479305B (en) | A semiconductor package and a wafer level packaging method | |
US7015132B2 (en) | Forming an electrical contact on an electronic component | |
TWI232569B (en) | Metal bonding method for semiconductor circuit components employing prescribed feeds of metal balls | |
JPH09252027A (ja) | 半導体集積回路装置およびその製造方法 | |
TW466719B (en) | Multi chip module packaging method by mixing chip and package | |
Luthra | Process challenges and solutions for embedding Chip-On-Board into mainstream SMT assembly |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |