TW494480B - Device with vertically isolated source/drain and a method of fabricating the device - Google Patents

Device with vertically isolated source/drain and a method of fabricating the device Download PDF

Info

Publication number
TW494480B
TW494480B TW089127983A TW89127983A TW494480B TW 494480 B TW494480 B TW 494480B TW 089127983 A TW089127983 A TW 089127983A TW 89127983 A TW89127983 A TW 89127983A TW 494480 B TW494480 B TW 494480B
Authority
TW
Taiwan
Prior art keywords
patent application
scope
item
oxide
region
Prior art date
Application number
TW089127983A
Other languages
English (en)
Chinese (zh)
Inventor
Arne W Ballantine
Rainer E Gehres
Terence B Hook
Peter Smeys
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of TW494480B publication Critical patent/TW494480B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823418MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Element Separation (AREA)
TW089127983A 2000-02-29 2000-12-27 Device with vertically isolated source/drain and a method of fabricating the device TW494480B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US51510800A 2000-02-29 2000-02-29

Publications (1)

Publication Number Publication Date
TW494480B true TW494480B (en) 2002-07-11

Family

ID=24050000

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089127983A TW494480B (en) 2000-02-29 2000-12-27 Device with vertically isolated source/drain and a method of fabricating the device

Country Status (3)

Country Link
JP (1) JP2001274394A (ja)
KR (1) KR20010085383A (ja)
TW (1) TW494480B (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6368926B1 (en) * 2000-03-13 2002-04-09 Advanced Micro Devices, Inc. Method of forming a semiconductor device with source/drain regions having a deep vertical junction
KR101867953B1 (ko) 2011-12-22 2018-06-18 삼성전자주식회사 반도체 소자 및 반도체 소자의 형성 방법

Also Published As

Publication number Publication date
KR20010085383A (ko) 2001-09-07
JP2001274394A (ja) 2001-10-05

Similar Documents

Publication Publication Date Title
JP2929291B2 (ja) 絶縁ゲート電界効果トランジスタの製造方法
TW417305B (en) High performance mosfet device with raised source and drain
JP4502407B2 (ja) 電圧制御半導体装置のためのSiC層中にチャンネル領域層を形成する方法
US5677214A (en) Raised source/drain MOS transistor with covered epitaxial notches and fabrication method
JP2005197734A (ja) 歪みSiMOSFETを形成するための構造および方法
TW200818387A (en) Formation of improved SOI substrates using bulk semiconductor wafers
CN100459104C (zh) 形成具有不同高度的升高的漏极与源极区域的晶体管的先进方法
JP2014063897A (ja) 半導体装置の製造方法、アニール装置及びアニール方法
KR100415975B1 (ko) 전계 효과 제어 트랜지스터 및 그의 제조 방법
JPH07153969A (ja) 分離型多結晶シリコン内構成体の製造方法
JPH055372B2 (ja)
TW200416898A (en) Semiconductor component and method of manufacture
TW494480B (en) Device with vertically isolated source/drain and a method of fabricating the device
JPH0346275A (ja) 半導体装置の製造方法
JP3022714B2 (ja) 半導体装置およびその製造方法
JPH09219520A (ja) トランジスタ及びその製造方法
JP2007525813A (ja) 犠牲注入層を用いて非晶質ではない超薄膜半導体デバイスを形成させるための方法
KR101060697B1 (ko) 채널 폭이 증가된 mos 트랜지스터 및 그 제조 방법
JP2004363515A (ja) 炭化珪素半導体装置の製造方法
KR100510495B1 (ko) 분리된 펀치쓰루 방지막을 갖는 집적회로 트랜지스터 및그 형성방법
TW434689B (en) Method for fabricating a doped region in a semiconductor wafer
JP3041886B2 (ja) 半導体装置の製造方法
Hilleringmann Developments for High-Density Integrated Circuits
TW468250B (en) An advanced low-leakage architecture for sub-0.18 μm salicided CMOS device
KR100875730B1 (ko) 반도체 소자 및 그 제조 방법

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees