TW469517B - Formation method of tungsten silicide film and manufacturing method of metal-insulating film-semiconductor type transistor - Google Patents
Formation method of tungsten silicide film and manufacturing method of metal-insulating film-semiconductor type transistor Download PDFInfo
- Publication number
- TW469517B TW469517B TW089120316A TW89120316A TW469517B TW 469517 B TW469517 B TW 469517B TW 089120316 A TW089120316 A TW 089120316A TW 89120316 A TW89120316 A TW 89120316A TW 469517 B TW469517 B TW 469517B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- forming
- tungsten silicide
- scope
- patent application
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P34/00—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices
- H10P34/40—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices with high-energy radiation
- H10P34/42—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices with high-energy radiation with electromagnetic radiation, e.g. laser annealing
- H10P34/422—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices with high-energy radiation with electromagnetic radiation, e.g. laser annealing using incoherent radiation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/50—Alloying conductive materials with semiconductor bodies
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01304—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H10D64/01306—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon
- H10D64/01308—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal
- H10D64/0131—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon the conductor further comprising a non-elemental silicon additional conductive layer, e.g. a metal silicide layer formed by the reaction of silicon with an implanted metal the additional conductive layer comprising a silicide layer formed by the silicidation reaction between the layer of silicon with a metal layer which is not formed by metal implantation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
- H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
- H10D64/663—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures the additional layers comprising a silicide layer contacting the layer of silicon, e.g. polycide gates
Landscapes
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Chemical Vapour Deposition (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27960999A JP2001110750A (ja) | 1999-09-30 | 1999-09-30 | タングステンシリサイド膜を形成する方法、および金属−絶縁膜−半導体型トランジスタを製造する方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW469517B true TW469517B (en) | 2001-12-21 |
Family
ID=17613378
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW089120316A TW469517B (en) | 1999-09-30 | 2000-09-29 | Formation method of tungsten silicide film and manufacturing method of metal-insulating film-semiconductor type transistor |
Country Status (5)
| Country | Link |
|---|---|
| EP (1) | EP1156517A1 (https=) |
| JP (1) | JP2001110750A (https=) |
| KR (1) | KR20010080635A (https=) |
| TW (1) | TW469517B (https=) |
| WO (1) | WO2001024238A1 (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7544616B2 (en) | 2007-09-03 | 2009-06-09 | Macronix International Co., Ltd. | Methods of forming nitride read only memory and word lines thereof |
| TWI395254B (zh) * | 2006-01-25 | 2013-05-01 | Air Water Inc | Film forming device |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6827796B2 (en) * | 2000-11-02 | 2004-12-07 | Composite Tool Company, Inc. | High strength alloys and methods for making same |
| KR100669141B1 (ko) | 2005-01-17 | 2007-01-15 | 삼성전자주식회사 | 오믹막 및 이의 형성 방법, 오믹막을 포함하는 반도체장치 및 이의 제조 방법 |
| KR100680969B1 (ko) * | 2005-08-18 | 2007-02-09 | 주식회사 하이닉스반도체 | 텅스텐실리사이드 박막 형성방법 |
| JP2011258811A (ja) * | 2010-06-10 | 2011-12-22 | Ulvac Japan Ltd | 半導体装置の製造方法 |
| KR101035738B1 (ko) * | 2011-02-24 | 2011-05-20 | 주식회사 문라이트 | 보행자 및 자전거 도로용 조명기구 |
| KR102349420B1 (ko) | 2015-02-17 | 2022-01-10 | 삼성전자 주식회사 | 메탈 실리사이드층 형성방법 및 그 방법을 이용한 반도체 소자의 제조방법 |
| JP2017022377A (ja) * | 2015-07-14 | 2017-01-26 | 株式会社半導体エネルギー研究所 | 半導体装置 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2657306B2 (ja) * | 1988-07-29 | 1997-09-24 | 東京エレクトロン株式会社 | 金属シリサイド膜の形成方法 |
| JPH06216066A (ja) * | 1993-01-14 | 1994-08-05 | Fujitsu Ltd | 半導体装置の製造方法 |
| DE69518710T2 (de) * | 1994-09-27 | 2001-05-23 | Applied Materials Inc | Verfahren zum Behandeln eines Substrats in einer Vakuumbehandlungskammer |
| EP0746027A3 (en) * | 1995-05-03 | 1998-04-01 | Applied Materials, Inc. | Polysilicon/tungsten silicide multilayer composite formed on an integrated circuit structure, and improved method of making same |
| JPH0917998A (ja) * | 1995-06-28 | 1997-01-17 | Sony Corp | Mosトランジスタの製造方法 |
-
1999
- 1999-09-30 JP JP27960999A patent/JP2001110750A/ja not_active Withdrawn
-
2000
- 2000-09-29 WO PCT/JP2000/006791 patent/WO2001024238A1/ja not_active Ceased
- 2000-09-29 KR KR1020017006766A patent/KR20010080635A/ko not_active Ceased
- 2000-09-29 EP EP00962996A patent/EP1156517A1/en not_active Withdrawn
- 2000-09-29 TW TW089120316A patent/TW469517B/zh not_active IP Right Cessation
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI395254B (zh) * | 2006-01-25 | 2013-05-01 | Air Water Inc | Film forming device |
| US7544616B2 (en) | 2007-09-03 | 2009-06-09 | Macronix International Co., Ltd. | Methods of forming nitride read only memory and word lines thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2001110750A (ja) | 2001-04-20 |
| KR20010080635A (ko) | 2001-08-22 |
| WO2001024238A1 (fr) | 2001-04-05 |
| EP1156517A1 (en) | 2001-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12139814B2 (en) | Boron nitride layer, apparatus including the same, and method of fabricating the boron nitride layer | |
| US7632744B2 (en) | Semiconductor integrated circuit device and process for manufacturing the same | |
| US6930363B2 (en) | Barrier in gate stack for improved gate dielectric integrity | |
| US20160068962A1 (en) | Devices Including Metal-Silicon Contacts Using Indium Arsenide Films And Apparatus And Methods | |
| US20030155582A1 (en) | Gate dielectric structures for integrated circuits and methods for making and using such gate dielectric structures | |
| US6773981B1 (en) | Methods of forming capacitors | |
| US7923322B2 (en) | Method of forming a capacitor | |
| US20030047734A1 (en) | Bi-layer silicon film and method of fabrication | |
| TW469517B (en) | Formation method of tungsten silicide film and manufacturing method of metal-insulating film-semiconductor type transistor | |
| US5597745A (en) | Method for forming TiN film and TiN film/thin TiSi2 film, and method for fabricating semiconductor element utilizing the same | |
| JP2001077108A (ja) | 半導体装置及び複合酸化物薄膜の製造方法 | |
| US20110053329A1 (en) | Semiconductor device including a gate electrode of lower electrial resistance and method of manufacturing the same | |
| TW557568B (en) | Semiconductor integrated circuit device and method of manufacturing the same | |
| US20080061386A1 (en) | Semiconductor device including a gate electrode having a polymetal structure | |
| US20150279694A1 (en) | DRAM Cells and Methods of Forming Silicon Dioxide | |
| KR100671722B1 (ko) | 실리콘 게이트 전계 효과 트랜지스터 디바이스 제조 방법 | |
| US12463041B2 (en) | Method and apparatus for forming ruthenium silicide film on surface of substrate | |
| US20030045081A1 (en) | MOSFET having a stacked silicon structure and method | |
| US20230178375A1 (en) | Methods for forming work function modulating layers | |
| JP2003031522A (ja) | 半導体素子の製造方法 | |
| KR100364524B1 (ko) | 텅스텐 실리사이드 단층 게이트 구조를 갖는 모스 트랜지스터의 제조방법 | |
| JPH08162534A (ja) | 半導体集積回路装置およびその製造方法ならびにそれに用いる製造装置 | |
| Goldberg | Study of the mechanisms of silicidation from inorganic plasma-assisted chemical vapor deposited titanium films | |
| Xu et al. | Characterization of oxygen-doped and non-oxygen-doped polysilicon films prepared by rapid thermal chemical vapor deposition | |
| Yoon et al. | Recent developments in RT-CVD technology for ULSI material processing and device fabrication: an overview |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent | ||
| MM4A | Annulment or lapse of patent due to non-payment of fees |