TW294829B - - Google Patents

Download PDF

Info

Publication number
TW294829B
TW294829B TW085101080A TW85101080A TW294829B TW 294829 B TW294829 B TW 294829B TW 085101080 A TW085101080 A TW 085101080A TW 85101080 A TW85101080 A TW 85101080A TW 294829 B TW294829 B TW 294829B
Authority
TW
Taiwan
Prior art keywords
item
test pattern
patent application
opposite side
outer side
Prior art date
Application number
TW085101080A
Other languages
English (en)
Chinese (zh)
Original Assignee
Yamaha Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yamaha Corp filed Critical Yamaha Corp
Application granted granted Critical
Publication of TW294829B publication Critical patent/TW294829B/zh

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B24—GRINDING; POLISHING
    • B24B—MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B37/00—Lapping machines or devices; Accessories
    • B24B37/005—Control means for lapping machines or devices
    • B24B37/013—Devices or means for detecting lapping completion
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/23—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
    • H10P74/238—Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes comprising acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection or in-situ thickness measurement
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/27—Structural arrangements therefor
    • H10P74/277—Circuits for electrically characterising or monitoring manufacturing processes, e.g. circuits in tested chips or circuits in testing wafers

Landscapes

  • Engineering & Computer Science (AREA)
  • Mechanical Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
TW085101080A 1995-01-31 1996-01-29 TW294829B (https=)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP03434395A JP3214279B2 (ja) 1995-01-31 1995-01-31 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
TW294829B true TW294829B (https=) 1997-01-01

Family

ID=12411497

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085101080A TW294829B (https=) 1995-01-31 1996-01-29

Country Status (3)

Country Link
US (1) US5792673A (https=)
JP (1) JP3214279B2 (https=)
TW (1) TW294829B (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5861660A (en) * 1995-08-21 1999-01-19 Stmicroelectronics, Inc. Integrated-circuit die suitable for wafer-level testing and method for forming the same
DE19651029C2 (de) * 1996-12-09 1999-12-02 Ibm Kalibrierstandard für Profilometer und Herstellverfahren
KR100257811B1 (ko) * 1997-10-24 2000-06-01 구본준 액정표시장치의 기판의 제조방법
US6555465B2 (en) * 1997-12-05 2003-04-29 Yamaha Corp. Multi-layer wiring structure of integrated circuit and manufacture of multi-layer wiring
US6094965A (en) * 1998-05-29 2000-08-01 Vlsi Technology, Inc. Semiconductor calibration structures and calibration wafers for ascertaining layer alignment during processing and calibrating multiple semiconductor wafer coating systems
JP2000276078A (ja) * 1999-03-23 2000-10-06 Sanyo Electric Co Ltd 有機エレクトロルミネッセンス表示装置
US20110037069A1 (en) * 2009-08-13 2011-02-17 Polar Semiconductor, Inc. Method and apparatus for visually determining etch depth
CN115050664B (zh) * 2022-06-28 2025-04-15 上海中航光电子有限公司 一种检测电路及检测线宽刻蚀量的方法、显示装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5453864A (en) * 1977-10-05 1979-04-27 Sanyo Electric Co Ltd Monitoring method of line widths
JPS58180027A (ja) * 1982-04-16 1983-10-21 Oki Electric Ind Co Ltd 半導体装置の製造方法
KR890004566B1 (ko) * 1987-03-21 1989-11-15 삼성전자 주식회사 반도체 제조공정중의 패턴의 씨디변화를 모니타링하기 위한 테스트 패턴
JPH01105533A (ja) * 1987-10-19 1989-04-24 Hitachi Ltd 半導体装置の製造方法
JPH02207545A (ja) * 1989-02-07 1990-08-17 Fujitsu Ltd 半導体装置
JPH02208951A (ja) * 1989-02-08 1990-08-20 Fujitsu Ltd 半導体装置の測定方法
JPH02307266A (ja) * 1989-05-23 1990-12-20 Seiko Epson Corp 半導体集積回路装置
JPH02310942A (ja) * 1989-05-25 1990-12-26 Mitsubishi Electric Corp 半導体装置の製造検査装置
JPH0587246A (ja) * 1991-09-25 1993-04-06 Nippon Reinz Co Ltd メタルガスケツトの製造方法
JP3128947B2 (ja) * 1992-04-21 2001-01-29 ソニー株式会社 寸法測定セルのエッチングマスクパターン
JPH07153802A (ja) * 1993-11-30 1995-06-16 Nec Corp 半導体装置
JPH07201823A (ja) * 1993-12-28 1995-08-04 Sony Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
US5792673A (en) 1998-08-11
JP3214279B2 (ja) 2001-10-02
JPH08213369A (ja) 1996-08-20

Similar Documents

Publication Publication Date Title
US7785980B2 (en) Method of manufacturing semiconductor device using alignment mark and mark hole
CN107037699A (zh) 标记结构的形成方法
TW294829B (https=)
US20050233580A1 (en) Alignment pattern for a semiconductor device manufacturing process
US6319791B1 (en) Semiconductor device manufacturing method and semiconductor device
JP4999234B2 (ja) フォトマスク及びそれを用いた半導体装置の製造方法
CN100416821C (zh) 具有测量图案的半导体器件及其测量方法
CN208589410U (zh) 电容孔的制备过程中的叠层结构层及电容孔结构
JP2555964B2 (ja) アライメント精度調査パターン
TW393685B (en) Integrated circuits and manufacturing methods
JPH0766200A (ja) 半導体装置の製造方法
TW313696B (en) Method of forming contact window
US6304001B1 (en) Semiconductor device with alignment mark and manufacturing method thereof
JPS63251164A (ja) 半導体装置の製造方法
Cui et al. Segmented alignment mark optimization and signal strength enhancement for deep trench process
US8633068B2 (en) Vertical transistor actuation
KR100609046B1 (ko) 오버레이 마크 제조 방법
KR100611109B1 (ko) 반도체 장치의 콘택홀 검사 방법
US6445194B1 (en) Structure and method for electrical method of determining film conformality
JP3301114B2 (ja) Ｓｏｉ構造形成における位置合わせ方法、及び位置合わせ確認方法
US8698230B2 (en) Circuit including vertical transistors with a conductive stack having reentrant profile
KR100218158B1 (ko) 반도체 장치의 제조방법
KR20100088292A (ko) 반도체 소자의 미세 콘택홀 형성 방법
TW202236398A (zh) 晶圓切割道結構及其製造方法
JPH0346346A (ja) 半導体集積回路装置