TW290731B - - Google Patents

Download PDF

Info

Publication number
TW290731B
TW290731B TW085102484A TW85102484A TW290731B TW 290731 B TW290731 B TW 290731B TW 085102484 A TW085102484 A TW 085102484A TW 85102484 A TW85102484 A TW 85102484A TW 290731 B TW290731 B TW 290731B
Authority
TW
Taiwan
Prior art keywords
layer
barrier
tungsten
aluminum
wall
Prior art date
Application number
TW085102484A
Other languages
English (en)
Chinese (zh)
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of TW290731B publication Critical patent/TW290731B/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H10W20/036—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics the barrier, adhesion or liner layers being within a main fill metal
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H10W20/035—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics combinations of barrier, adhesion or liner layers, e.g. multi-layered barrier layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H10W20/084—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts for dual-damascene structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/425—Barrier, adhesion or liner layers

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
TW085102484A 1995-03-30 1996-03-01 TW290731B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US41355795A 1995-03-30 1995-03-30

Publications (1)

Publication Number Publication Date
TW290731B true TW290731B (enExample) 1996-11-11

Family

ID=23637690

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085102484A TW290731B (enExample) 1995-03-30 1996-03-01

Country Status (5)

Country Link
US (2) US5840625A (enExample)
EP (1) EP0735585A3 (enExample)
JP (1) JPH08330505A (enExample)
KR (1) KR100424024B1 (enExample)
TW (1) TW290731B (enExample)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100230392B1 (ko) 1996-12-05 1999-11-15 윤종용 반도체 소자의 콘택 플러그 형성방법
US6429120B1 (en) 2000-01-18 2002-08-06 Micron Technology, Inc. Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
KR100243272B1 (ko) * 1996-12-20 2000-03-02 윤종용 반도체 소자의 콘택 플러그 형성방법
US6054768A (en) * 1997-10-02 2000-04-25 Micron Technology, Inc. Metal fill by treatment of mobility layers
US6281121B1 (en) * 1998-03-06 2001-08-28 Advanced Micro Devices, Inc. Damascene metal interconnects using highly directional deposition of barrier and/or seed layers including (III) filling metal
US6051496A (en) * 1998-09-17 2000-04-18 Taiwan Semiconductor Manufacturing Company Use of stop layer for chemical mechanical polishing of CU damascene
KR100546173B1 (ko) * 1998-09-21 2006-04-14 주식회사 하이닉스반도체 반도체소자의 금속배선 형성방법
US6478976B1 (en) * 1998-12-30 2002-11-12 Stmicroelectronics, Inc. Apparatus and method for contacting a conductive layer
JP3048567B1 (ja) * 1999-02-18 2000-06-05 沖電気工業株式会社 半導体装置の製造方法
US6144099A (en) * 1999-03-30 2000-11-07 Advanced Micro Devices, Inc. Semiconductor metalization barrier
US6391761B1 (en) 1999-09-20 2002-05-21 Taiwan Semiconductor Manufacturing Company Method to form dual damascene structures using a linear passivation
US7262130B1 (en) * 2000-01-18 2007-08-28 Micron Technology, Inc. Methods for making integrated-circuit wiring from copper, silver, gold, and other metals
US7211512B1 (en) 2000-01-18 2007-05-01 Micron Technology, Inc. Selective electroless-plated copper metallization
US6420262B1 (en) 2000-01-18 2002-07-16 Micron Technology, Inc. Structures and methods to enhance copper metallization
US6812130B1 (en) 2000-02-09 2004-11-02 Infineon Technologies Ag Self-aligned dual damascene etch using a polymer
US6534866B1 (en) 2000-04-13 2003-03-18 Micron Technology, Inc. Dual damascene interconnect
US6674167B1 (en) 2000-05-31 2004-01-06 Micron Technology, Inc. Multilevel copper interconnect with double passivation
JP4587604B2 (ja) * 2001-06-13 2010-11-24 富士通セミコンダクター株式会社 半導体装置の製造方法
JP3980387B2 (ja) * 2002-03-20 2007-09-26 富士通株式会社 容量検出型センサ及びその製造方法
US6888251B2 (en) * 2002-07-01 2005-05-03 International Business Machines Corporation Metal spacer in single and dual damascene processing
US8471390B2 (en) * 2006-05-12 2013-06-25 Vishay-Siliconix Power MOSFET contact metallization
DE102006025405B4 (de) * 2006-05-31 2018-03-29 Globalfoundries Inc. Verfahren zur Herstellung einer Metallisierungsschicht eines Halbleiterbauelements mit unterschiedlich dicken Metallleitungen
US20070283832A1 (en) * 2006-06-09 2007-12-13 Apple Computer, Inc. Imprint circuit patterning
US8723325B2 (en) * 2009-05-06 2014-05-13 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and method of forming a pad structure having enhanced reliability
US9306056B2 (en) 2009-10-30 2016-04-05 Vishay-Siliconix Semiconductor device with trench-like feed-throughs
US8569168B2 (en) 2012-02-13 2013-10-29 International Business Machines Corporation Dual-metal self-aligned wires and vias
KR102412440B1 (ko) * 2015-03-24 2022-06-23 베수비우스 유에스에이 코포레이션 설정된 천공 구조를 갖는 야금 용기 라이닝
CN108122820B (zh) * 2016-11-29 2020-06-02 中芯国际集成电路制造(上海)有限公司 互连结构及其制造方法
US11705414B2 (en) * 2017-10-05 2023-07-18 Texas Instruments Incorporated Structure and method for semiconductor packaging
DE102019131909B4 (de) 2018-11-30 2024-10-02 Taiwan Semiconductor Manufacturing Co., Ltd. Vorrichtung und herstellungsverfahren

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01107558A (ja) * 1987-10-20 1989-04-25 Matsushita Electric Ind Co Ltd 金属薄膜配線の製造方法
US4997789A (en) * 1988-10-31 1991-03-05 Texas Instruments Incorporated Aluminum contact etch mask and etchstop for tungsten etchback
US5202287A (en) * 1989-01-06 1993-04-13 International Business Machines Corporation Method for a two step selective deposition of refractory metals utilizing SiH4 reduction and H2 reduction
US5141897A (en) * 1990-03-23 1992-08-25 At&T Bell Laboratories Method of making integrated circuit interconnection
US5200539A (en) * 1990-08-27 1993-04-06 Louisiana State University Board Of Supervisors, A Governing Body Of Louisiana State University Agricultural And Mechanical College Homogeneous bimetallic hydroformylation catalysts, and processes utilizing these catalysts for conducting hydroformylation reactions
KR950009278B1 (ko) * 1990-10-09 1995-08-18 니뽄 덴끼 가부시끼가이샤 반도체장치 제조방법
JPH04320330A (ja) * 1991-04-19 1992-11-11 Sharp Corp 半導体装置のコンタクト部の形成方法
US5192703A (en) * 1991-10-31 1993-03-09 Micron Technology, Inc. Method of making tungsten contact core stack capacitor
US5300813A (en) * 1992-02-26 1994-04-05 International Business Machines Corporation Refractory metal capped low resistivity metal conductor lines and vias
US5262354A (en) * 1992-02-26 1993-11-16 International Business Machines Corporation Refractory metal capped low resistivity metal conductor lines and vias
KR950006345B1 (ko) * 1992-05-16 1995-06-14 한국과학기술연구원 텅스텐질화박막을 베리어메탈로 이용한 실리콘 반도체소자의 알루미늄금속배선 형성방법
KR950011553B1 (ko) * 1992-06-16 1995-10-06 삼성전자주식회사 금속배선 형성방법

Also Published As

Publication number Publication date
KR960035841A (ko) 1996-10-28
EP0735585A2 (en) 1996-10-02
KR100424024B1 (ko) 2004-06-23
EP0735585A3 (en) 1997-01-15
JPH08330505A (ja) 1996-12-13
US6016008A (en) 2000-01-18
US5840625A (en) 1998-11-24

Similar Documents

Publication Publication Date Title
US5840625A (en) Method of fabricating integrated circuit interconnection employing tungsten/aluminum layers
TW455990B (en) Integrated circuit device having dual damascene interconnect structure and metal electrode capacitor and associated method for making
TW418517B (en) Copper interconnection structure incorporating a metal seed layer
TWI220318B (en) Adjustable 3D capacitor
TW533535B (en) Damascene processing using dielectric barrier films
US6143672A (en) Method of reducing metal voidings in 0.25 μm AL interconnect
TW382798B (en) Low resistance contact between integrated circuit metal levels and method for same
TW445585B (en) Interconnection structure and fabrication process therefor
TW479340B (en) Copper conductive line with redundant liner
CN100447979C (zh) 半导体装置及其制造方法
TW200535978A (en) Method for manufacturing semiconductor device
TW200537671A (en) High Q factor integrated circuit inductor
JPH03220751A (ja) インターレベル・コンタクトを製造する方法、および半導体構造
TWI360181B (en) Semiconductor device and fabrication method thereo
TW533474B (en) Mask layer and interconnect structure for dual damascene semiconductor manufacturing
TWI280634B (en) Method of forming wiring structure and semiconductor device
TW200539303A (en) Semiconductor device and method for forming conductive path
TW575948B (en) Tungsten encapsulated copper interconnections using electroplating
TW558742B (en) Semiconductor device
JP2005005383A (ja) 半導体装置および半導体装置の製造方法
TW200534426A (en) Semiconductor device and fabrication method thereof
TWI223393B (en) Method of filling bit line contact via
US6472740B1 (en) Self-supporting air bridge interconnect structure for integrated circuits
TW544903B (en) Semiconductor component with at least one semiconductor chip on a base chip serving as a substrate and method of production the said component
JP2570139B2 (ja) 半導体装置の埋め込み配線の形成方法