TW202510081A - 半導體裝置之製造方法 - Google Patents

半導體裝置之製造方法 Download PDF

Info

Publication number
TW202510081A
TW202510081A TW113113324A TW113113324A TW202510081A TW 202510081 A TW202510081 A TW 202510081A TW 113113324 A TW113113324 A TW 113113324A TW 113113324 A TW113113324 A TW 113113324A TW 202510081 A TW202510081 A TW 202510081A
Authority
TW
Taiwan
Prior art keywords
insulating film
plasma
semiconductor substrate
electrode
organic insulating
Prior art date
Application number
TW113113324A
Other languages
English (en)
Chinese (zh)
Inventor
丸山佳希
奧田唯史
福住志津
Original Assignee
日商力森諾科股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商力森諾科股份有限公司 filed Critical 日商力森諾科股份有限公司
Publication of TW202510081A publication Critical patent/TW202510081A/zh

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/06Planarisation of inorganic insulating materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00Bonding of wafers, substrates or parts of devices
    • H10P10/12Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H10P10/128Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/24Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
    • H10P50/242Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00Etching of wafers, substrates or parts of devices
    • H10P50/20Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/286Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials
    • H10P50/287Dry etching; Plasma etching; Reactive-ion etching of insulating materials of organic materials by chemical means
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/08Planarisation of organic insulating materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/013Manufacture or treatment of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/013Manufacture or treatment of die-attach connectors
    • H10W72/01351Changing the shapes of die-attach connectors
    • H10W72/01353Changing the shapes of die-attach connectors by etching
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/01Manufacture or treatment
    • H10W72/013Manufacture or treatment of die-attach connectors
    • H10W72/01351Changing the shapes of die-attach connectors
    • H10W72/01359Changing the shapes of die-attach connectors by planarisation, e.g. chemical-mechanical polishing [CMP]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • H10W72/07311Treating the bonding area before connecting, e.g. by applying flux or cleaning
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • H10W72/07331Connecting techniques
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
TW113113324A 2023-04-12 2024-04-10 半導體裝置之製造方法 TW202510081A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
PCT/JP2023/014899 WO2024214219A1 (ja) 2023-04-12 2023-04-12 半導体装置の製造方法
WOPCT/JP2023/014899 2023-04-12

Publications (1)

Publication Number Publication Date
TW202510081A true TW202510081A (zh) 2025-03-01

Family

ID=93058878

Family Applications (1)

Application Number Title Priority Date Filing Date
TW113113324A TW202510081A (zh) 2023-04-12 2024-04-10 半導體裝置之製造方法

Country Status (6)

Country Link
US (1) US20260082837A1 (https=)
JP (1) JPWO2024214219A1 (https=)
KR (1) KR20250173514A (https=)
CN (1) CN119137712A (https=)
TW (1) TW202510081A (https=)
WO (1) WO2024214219A1 (https=)

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3472196B2 (ja) * 1999-06-01 2003-12-02 キヤノン株式会社 エッチング方法及びそれを用いた半導体装置の製造方法
JP4115761B2 (ja) * 2002-07-05 2008-07-09 アルプス電気株式会社 アクティブマトリクス基板及びその製造方法並びにそれを用いた表示装置
JP4606824B2 (ja) * 2004-09-14 2011-01-05 共同印刷株式会社 有機elディスプレイの製造方法
JP4450715B2 (ja) * 2004-10-08 2010-04-14 三菱電機株式会社 アクティブマトリクス型表示装置およびアクティブマトリクス型表示装置の製造方法
JP2009015199A (ja) * 2007-07-09 2009-01-22 Nec Lcd Technologies Ltd 液晶表示装置およびその製造方法
JP2010230978A (ja) * 2009-03-27 2010-10-14 Fujitsu Ltd 光半導体装置及びその製造方法
US9953941B2 (en) 2015-08-25 2018-04-24 Invensas Bonding Technologies, Inc. Conductive barrier direct hybrid bonding
JP7501133B2 (ja) 2020-06-12 2024-06-18 株式会社レゾナック 半導体装置の製造方法
JP7543712B2 (ja) * 2020-06-12 2024-09-03 株式会社レゾナック 半導体装置の製造方法
WO2022201531A1 (ja) * 2021-03-26 2022-09-29 昭和電工マテリアルズ株式会社 半導体装置の製造方法、洗浄装置、洗浄方法、及び、半導体装置
WO2022201497A1 (ja) * 2021-03-26 2022-09-29 昭和電工マテリアルズ株式会社 半導体装置の製造方法、半導体装置、集積回路要素、及び、集積回路要素の製造方法

Also Published As

Publication number Publication date
WO2024214219A1 (ja) 2024-10-17
KR20250173514A (ko) 2025-12-10
CN119137712A (zh) 2024-12-13
JPWO2024214219A1 (https=) 2024-10-17
US20260082837A1 (en) 2026-03-19

Similar Documents

Publication Publication Date Title
US12557615B2 (en) Methods for bonding semiconductor elements
US12545010B2 (en) Directly bonded metal structures having oxide layers therein
US20240105674A1 (en) Bonded structure and method of forming same
CN114914227B (zh) 用于互连的扩散阻挡衬层
EP3537472B1 (en) Method for transferring device layer to transfer substrate
TWI591798B (zh) 用於保護防止機械薄化和其它目的之具有剛性層的積體電路組件和製造此組件之方法
JP6296139B2 (ja) インターポーザー用基板の製造方法
US20160126136A1 (en) Semiconductor device and method for manufacturing semiconductor device
CN109637985B (zh) 一种芯片扇出的封装结构及其制造方法
US7371662B2 (en) Method for forming a 3D interconnect and resulting structures
JP2017503341A (ja) 電気回路機構を有する構造体内の反りの低減
TW202401532A (zh) 半導體裝置之製造方法
US20240170447A1 (en) Semiconductor device manufacturing method, semiconductor device, integrated circuit element, and integrated circuit element manufacturing method
JP2004165277A (ja) 電子部品実装構造及びその製造方法
CN116998004A (zh) 半导体装置的制造方法、半导体装置、集成电路元件及集成电路元件的制造方法
TW202510081A (zh) 半導體裝置之製造方法
WO2026078823A1 (ja) 半導体装置の製造方法
WO2026078856A1 (ja) 半導体装置の製造方法
WO2024189923A1 (ja) 半導体装置の製造方法、及び、ダイシングテープ
TW202547712A (zh) 結構體的製造方法及結構體、積層體的製造方法
KR20260049442A (ko) 반도체 장치의 제조 방법 및 반도체 장치
WO2025115819A1 (ja) 積層体の製造方法及び積層体
TW202320291A (zh) 半導體裝置的製造方法及半導體裝置
CN115777141A (zh) 无插入物多芯片模块