TW202324648A - 指紋感測器裝置 - Google Patents
指紋感測器裝置 Download PDFInfo
- Publication number
- TW202324648A TW202324648A TW111140674A TW111140674A TW202324648A TW 202324648 A TW202324648 A TW 202324648A TW 111140674 A TW111140674 A TW 111140674A TW 111140674 A TW111140674 A TW 111140674A TW 202324648 A TW202324648 A TW 202324648A
- Authority
- TW
- Taiwan
- Prior art keywords
- die
- substrate
- dielectric layer
- top surface
- semiconductor die
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 abstract description 125
- 238000000034 method Methods 0.000 abstract description 71
- 238000004519 manufacturing process Methods 0.000 abstract description 20
- 239000010410 layer Substances 0.000 description 131
- 239000000758 substrate Substances 0.000 description 128
- 239000000463 material Substances 0.000 description 68
- 230000002093 peripheral effect Effects 0.000 description 44
- 238000005538 encapsulation Methods 0.000 description 42
- 239000008393 encapsulating agent Substances 0.000 description 32
- 239000012790 adhesive layer Substances 0.000 description 13
- 230000008878 coupling Effects 0.000 description 13
- 238000010168 coupling process Methods 0.000 description 13
- 238000005859 coupling reaction Methods 0.000 description 13
- 230000008569 process Effects 0.000 description 13
- 239000011521 glass Substances 0.000 description 8
- 238000012545 processing Methods 0.000 description 8
- 239000000853 adhesive Substances 0.000 description 7
- 230000001070 adhesive effect Effects 0.000 description 7
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 239000004642 Polyimide Substances 0.000 description 5
- 239000003989 dielectric material Substances 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- 229920001721 polyimide Polymers 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 5
- 230000004044 response Effects 0.000 description 5
- 229910000679 solder Inorganic materials 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 4
- 239000002775 capsule Substances 0.000 description 4
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000012778 molding material Substances 0.000 description 4
- 238000000465 moulding Methods 0.000 description 4
- 229920002577 polybenzoxazole Polymers 0.000 description 4
- 238000009826 distribution Methods 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 239000000945 filler Substances 0.000 description 3
- 239000003292 glue Substances 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 239000010980 sapphire Substances 0.000 description 3
- 229910052594 sapphire Inorganic materials 0.000 description 3
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 2
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229920001568 phenolic resin Polymers 0.000 description 2
- 239000005011 phenolic resin Substances 0.000 description 2
- 229920003192 poly(bis maleimide) Polymers 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000005341 toughened glass Substances 0.000 description 2
- KXGFMDJXCMQABM-UHFFFAOYSA-N 2-methoxy-6-methylphenol Chemical compound [CH]OC1=CC=CC([CH])=C1O KXGFMDJXCMQABM-UHFFFAOYSA-N 0.000 description 1
- 239000004952 Polyamide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910004541 SiN Inorganic materials 0.000 description 1
- 241000724291 Tobacco streak virus Species 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 210000004204 blood vessel Anatomy 0.000 description 1
- 239000013590 bulk material Substances 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000000748 compression moulding Methods 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 210000000887 face Anatomy 0.000 description 1
- 239000000499 gel Substances 0.000 description 1
- 239000008187 granular material Substances 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000007645 offset printing Methods 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000010422 painting Methods 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 239000004417 polycarbonate Substances 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- -1 polytetrafluoroethylene Polymers 0.000 description 1
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 1
- 239000004810 polytetrafluoroethylene Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 210000001525 retina Anatomy 0.000 description 1
- 238000005096 rolling process Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
- G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
- G06V40/12—Fingerprints or palmprints
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V40/00—Recognition of biometric, human-related or animal-related patterns in image or video data
- G06V40/10—Human or animal bodies, e.g. vehicle occupants or pedestrians; Body parts, e.g. hands
- G06V40/12—Fingerprints or palmprints
- G06V40/13—Sensors therefor
- G06V40/1329—Protecting the fingerprint sensor against damage caused by the finger
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/49—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48105—Connecting bonding areas at different heights
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/48155—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48165—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48991—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on the semiconductor or solid-state body to be connected
- H01L2224/48992—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48996—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/48997—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Human Computer Interaction (AREA)
- Multimedia (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Image Input (AREA)
- Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Measurement Of The Respiration, Hearing Ability, Form, And Blood Characteristics Of Living Organisms (AREA)
Abstract
指紋感測器裝置以及製造指紋感測裝置方法。作為非限制性實例,本發明的各種態樣提供各種指紋感測器裝置以及其製造方法,所述指紋感測器裝置包括互連結構,例如接合線,所述互連結構的至少一部分延伸到用來安裝板的介電層中,和/或所述指紋感測器裝置包括互連結構,所述互連結構從自所述板側向地偏移的位置處的半導體晶粒向上延伸。
Description
本發明有關於指紋感測器以及製造指紋感測器的方法。
相關申請的交叉參考 / 以引用的方式併入
本申請引用、主張2015年6月4日在韓國智慧財產權局遞交的且標題為“指紋感測器的封裝(PACKAGE OF FINGERPRINT SENSOR)”的第10-2015-0079157號韓國專利申請的優先權並主張所述韓國專利申請的權益,所述韓國專利申請的內容在此以全文引入的方式併入本文中。
當前用於形成感測器裝置(例如,指紋感測器裝置)的半導體封裝和方法並不適當,例如,會導致感測準確性和/或裝置可靠性不足、裝置比需要的更厚、裝置難以整合到其它產品和/或整合到其它產品中的成本高、等等。通過比較常規和傳統方法與如在本申請的其餘部分中參考圖式闡述的本發明,所屬領域的技術人員將顯而易見此類方法的另外的限制和缺點。
本發明的各種態樣提供一種指紋感測器裝置以及一種製作指紋感測器裝置的方法。作為非限制性實例,本發明的各種態樣提供各種指紋感測器裝置以及其製造方法,所述指紋感測器裝置包括互連結構,例如接合線,所述互連結構的至少一部分延伸到用來安裝板的介電層中,和/或所述指紋感測器裝置包括互連結構,所述互連結構從自所述板側向地偏移的位置處的半導體晶粒向上延伸。
以下論述通過提供實例來呈現本發明的各種態樣。此類實例是非限制性的,並且由此本發明的各種態樣的範圍應不必受所提供的實例的任何特定特徵限制。在以下論述中,用語“例如”和“示例性”是非限制性的且通常與“借助於實例而非限制”“例如且不加限制”等等同義。
如本文中所使用,“和/或”意指通過“和/或”聯結的列表中的項目中的任何一個或多個。作為一實例,“x和/或y”意指三元素集合{(x), (y), (x, y)}中的任何元素。換句話說,“x和/或y”意指“x和y中的一個或兩個”。作為另一實例,“x、y和/或z”意指七元素集合{(x), (y), (z), (x, y), (x, z), (y, z), (x, y, z)}中的任何元素。換句話說,“x、y和/或z”意指“x、y和z中的一個或多個”。
本文中所使用的術語僅出於描述特定實例的目的,且並不意圖限制本發明。如本文中所使用,除非上下文另外明確指示,否則單數形式也意圖包含複數形式。將進一步理解,術語“包括”、“包含”、“具有”等等當在本說明書中使用時,表示所陳述特徵、整體、步驟、操作、元件和/或構件的存在,但是不排除一個或多個其它特徵、整體、步驟、操作、元件、構件和/或其群組的存在或添加。
將理解,雖然術語“第一”、“第二”等可在本文中用於描述各種元件,但這些元件不應受這些術語限制。這些術語僅用於將一個元件與另一元件區分開來。因此,例如,在不脫離本發明的教示內容的情況下,下文論述的第一元件、第一構件或第一部分可被稱為第二元件、第二構件或第二部分。類似地,各種空間術語,例如“上部”、“下部”、“側部”等等,可以用於以相對方式將一個元件與另一元件區分開來。然而,應理解,構件可以不同方式定向,例如,在不脫離本發明的教示內容的情況下,半導體裝置可以側向轉動使得其“頂”表面水平地朝向且其“側”表面垂直地朝向。
在圖式中,為了清楚起見可以放大層、區和/或元件的厚度或大小。相應地,本發明的範圍應不受此類厚度或大小限制。另外,在圖式中,類似參考標號可以在整個論述中指代類似元件。
此外,應理解,當元件A被提及為“連接到”或“耦合到”元件B時,元件A可以直接連接到元件B或間接連接到元件B(例如,插入元件C(和/或其它元件)可以定位在元件A與元件B之間)。
應理解,儘管本文中呈現的實例主要涉及指紋感測器及其製造方法,但是本發明的範圍不限於此。例如,本發明的各種態樣容易適用於其它形式的感測器(例如,血管感測器、溫度感測器、濕度感測器、圖像感測器、通用生物識別感測器、眼或視網膜感測器、聲音感測器、材料檢測器等)。
另外,應理解,本文中呈現的實例不限於任何特定類型的指紋感測(例如,光學感測類型、半導體感測類型等)。在涉及半導體感測類型的指紋感測器的實例情境中,本文中呈現的各種實例不限於任何特定類型的此類感測(例如,利用溫度和/或壓力感測器,利用電容感測器等)。此外,應理解,本文中呈現的實例可以適用於其中同時感測整個指紋(例如,當放置手指時等)的所謂單次感測裝置或技術、和/或其中連續地(或依序地)感測(例如,當滑移手指時等)局部經掃描的指紋的所謂連續感測裝置或技術。
本發明的各種態樣提供一種指紋感測器封裝(或裝置),所述指紋感測器封裝(或裝置)可以例如通過以下步驟簡化其製造(或建造)過程:將並不干擾導電線(例如,接合線等)的介電(或絕緣)薄膜附接到板(例如,透明板等)的底表面,且隨後將上面附接有介電薄膜的板附接到半導體晶粒的平面頂表面。
本發明的各種態樣提供一種指紋感測器封裝(或裝置),所述指紋感測器封裝(或裝置)可以通過以下步驟簡化其製造(或建造)過程:附接板(例如,透明板等),附接的方式使得在半導體晶粒的平面頂表面的外周界上暴露接合墊,因此所述板並不干擾連接到接合墊的導電線(例如,接合線等)。
本發明的各種態樣還提供一種指紋感測器封裝(或裝置),其中所述指紋感測器封裝包含:基板,所述基板包含多個導電圖案;半導體晶粒,所述半導體晶粒具有平面頂表面,所述平面頂表面在其上具有多個接合墊並安裝在基板的頂表面上;導電線,所述導電線電連接半導體晶粒的接合墊與基板的導電圖案;介電層(例如,絕緣薄膜等),所述介電層附接到半導體晶粒的頂表面;板(例如,透明板等),所述板附接到介電層的頂部(或頂側);以及囊封材料(例如,絕緣模塑材料等),所述囊封材料覆蓋基板的頂表面、導電線以及半導體晶粒的側部。
本發明的各種態樣另外提供一種指紋感測器封裝(或裝置),其中所述指紋感測器封裝包含:基板,所述基板包含多個導電圖案;半導體晶粒,所述半導體晶粒具有平面頂表面,所述平面頂表面在其上具有多個接合墊並安裝在基板的頂表面上;導電線,所述導電線電連接半導體晶粒的接合墊與基板的導電圖案;板(例如,透明板等),所述板附接到介電層的頂部(或頂側)以便從多個接合墊側向地偏移;以及囊封材料(例如,絕緣模塑材料等),所述囊封材料覆蓋基板的頂表面、導電線以及半導體晶粒。
本發明的各種態樣提供一種指紋感測器裝置(或封裝)以及其製造方法,所述指紋感測器裝置(或封裝)包含:基板,所述基板具有基板頂面、基板底面以及在基板頂面與基板底面之間的基板側面,所述基板包括在基板頂面上的導電層;半導體晶粒,所述半導體晶粒具有晶粒頂面、晶粒底面以及在晶粒頂面與晶粒底面之間的晶粒側面,所述半導體晶粒包括在晶粒頂面上的接合墊;導電互連結構,所述導電互連結構電連接接合墊與導電圖案;介電層(DL),所述DL具有DL頂面、耦合到晶粒頂面的DL底面、以及在DL頂面與DL底面之間的DL側面;板,通過所述板感測指紋,所述板具有板頂面、耦合到DL頂面的板底面、以及在板頂面與板底面之間的板側面;以及囊封材料,所述囊封材料覆蓋基板頂面、晶粒側面以及導電互連結構。
導電互連結構可以(例如)包含接合線。介電層可以(例如)圍繞接合線的上部部分,並且囊封材料可以圍繞接合線的下部部分。介電層可以(例如)包含將板底面黏附到晶粒頂面的黏合層。介電層可以(例如)覆蓋整個晶粒頂表面。板可以(例如)包括玻璃。囊封材料可以(例如)覆蓋僅晶粒頂面的未被板覆蓋的一部分。囊封材料可以(例如)覆蓋DL側面和板側面。介電層可以(例如)由與囊封材料不同的材料形成。介電層可以(例如)包括預製片材。板可以(例如)覆蓋整個晶粒頂面但是覆蓋小於整個基板頂面。晶粒頂面可以(例如)包括半導體晶粒的平面的且最上部的表面。
本發明的各種態樣提供一種指紋感測器裝置(或封裝),其包含:基板,所述基板具有基板頂面、基板底面以及在基板頂面與基板底面之間的基板側面,所述基板包括在基板頂面上的導電圖案;半導體晶粒,所述半導體晶粒具有晶粒頂面、晶粒底面以及在晶粒頂面與晶粒底面之間的晶粒側面,其中晶粒頂面包括半導體晶粒的最上部平面的面並且半導體晶粒包括在晶粒頂面上的接合墊;接合線,所述接合線電連接接合墊與導電圖案;囊封材料,所述囊封材料圍繞晶粒側面,並且具有與晶粒頂面共面的囊封物頂面、囊封物底面以及在囊封物頂面與囊封物底面之間的囊封物側面;以及介電層(DL),所述DL具有DL頂面、耦合到晶粒頂面且耦合到囊封物頂面的DL底面、以及在DL頂面與DL底面之間的DL側面,其中介電層覆蓋整個晶粒頂面以及囊封物頂面的至少一部分。
指紋感測器裝置可以(例如)包含板,通過所述板感測指紋,所述板具有板頂面、耦合到DL頂面的板底面、以及在板頂面與板底面之間的板側面。介電層可以(例如)包括將板底面黏附到晶粒頂面的黏合劑。介電層可以(例如)接觸並圍繞接合線的至少第一部分,並且囊封材料接觸並圍繞接合線的至少第二部分。
本發明的各種態樣提供一種指紋感測器裝置(或封裝),其包含:基板,所述基板具有基板頂面、基板底面以及在基板頂面與基板底面之間的基板側面,所述基板包括在基板頂面上的導電圖案;半導體晶粒,所述半導體晶粒具有晶粒頂面、晶粒底面以及在晶粒頂面與晶粒底面之間的晶粒側面,其中晶粒頂面包括半導體晶粒的最上部平面的面並且半導體晶粒包括在晶粒頂面上的接合墊;接合線,所述接合線電連接接合墊與導電圖案;囊封材料,所述囊封材料圍繞晶粒側面,並且具有囊封物頂面、囊封物底面以及在囊封物頂面與囊封物底面之間的囊封物側面;介電層(DL),所述DL具有DL頂面、耦合到晶粒頂面的DL底面、以及在DL頂面與DL底面之間的DL側面;以及板,通過所述板感測指紋,所述板具有板頂面、耦合到DL頂面的板底面、以及在板頂面與板底面之間的板側面,其中所述板定位在僅晶粒頂面的從接合墊側向地偏移的一部分上。
介電層可以(例如)包含將板底面黏附到晶粒頂面的黏合層。囊封材料可以(例如)覆蓋僅晶粒頂面的未被板覆蓋的一部分。囊封材料可以(例如)覆蓋DL側面和板側面。
本發明的以上和其它態樣將在各種實例實施方案的以下描述中進行描述並從各種實例實施方案的以下描述中顯而易見。現將參考附圖呈現本發明的各種態樣。
應注意,儘管一般在形成多個指紋感測器裝置(例如,呈晶圓或面板形式)之後進行單一化的情況下呈現本文中提供的實例,但本發明的範圍不限於此。例如,在實例實施方案中,針對整個製造過程或其任何部分,可以單獨地製造指紋感測器裝置。
圖1示出根據本發明的各種態樣的製作感測器裝置(例如,指紋感測器裝置)的實例方法1000的流程圖。實例方法1000可以(例如)與本文中所論述的任何其它方法(例如,關於圖2A-2E、圖3、圖4A-4C等所論述的實例方法)共用任何或全部特徵。圖2A-2E示出說明根據本發明的各種態樣的實例感測器裝置的橫截面圖以及製作感測器裝置的實例方法。圖2A-2E中示出的結構可以與圖3、圖4A-4C等中示出的類似結構共用任何或全部特徵。圖2A-2E可以(例如)示出在圖1的實例方法1000的各種階段(或區塊)的實例感測器裝置(例如,指紋感測器裝置)。現將一起論述圖1和2A-2E。應注意,在不脫離本發明的範圍的情況下,可以改變實例方法1000的實例區塊的順序,可以省略各種區塊,和/或可以添加各種區塊。
一般來說,實例方法1000可以包括耦合半導體晶粒與基板(區塊1010)、將半導體晶粒電連接到基板(區塊1020)、附接板(區塊1030)、囊封(區塊1040)以及單一化(區塊1050)。
實例方法1000可以在區塊1005處開始執行。實例方法1000可以回應於任何各種原因或條件而開始執行,在此提供所述各種原因或條件的非限制性實例。例如,實例方法1000可以回應於從實例方法1000的另一個區塊或另一方法(例如,與圖2A-2E、圖3、圖4A-4C相關的實例方法或其任何部分等)接收過程流程而開始執行。又例如,實例方法1000可以響應於方法1000所使用的材料的到達、響應於過程或設備或方法1000所使用的其它資源的可用性等而開始執行。另外,例如,實例方法1000可以回應於使用者和/或自動化命令的開始(例如,來自程序控制器、安全系統等)而開始執行。一般來說,實例方法1000可以回應於任何各種原因或條件而開始執行。相應地,本發明的範圍不受任何特定開始原因或條件的特徵限制。
實例方法1000可以在區塊1010處包括耦合半導體晶粒與基板。區塊1010可以包括以任何各種方式進行此類耦合,在此提供所述各種方式的非限制性實例。
區塊1010可以(例如)包括以任何各種方式提供(例如,接收和/或製備等)半導體晶粒。例如,區塊1010可以包括接收呈完全製備或部分製備狀態的半導體晶粒。例如,區塊1010可以包括接收來自不同地理位置處的建造機構或相關聯分銷機構的充分製備或部分製備的晶粒、來自相同的一般地理位置處的上游製造過程的充分製備或部分製備的晶粒等。例如,可以在現場或在與本文中所論述的任何其它處理活動有關的場外執行本文中所論述的任何或全部的半導體晶粒製備活動。
半導體晶粒可以(例如)包括第一晶粒面(例如,平面的晶粒頂面或頂表面等)、第二晶粒面(例如,平面的晶粒底面或底表面等)以及在第一晶粒面與第二晶粒面之間的一個或多個週邊晶粒面(例如,平面的晶粒側面或側表面等)。在實例實施方案中,半導體晶粒的整個第一面和整個第二面可以是平面的(例如,在其週邊邊緣處沒有(例如)用於為接合線或其它特徵留出空間的階躍(step)或凹口等)。
雖然沒有明確示出,但是半導體晶粒的第一晶粒面可以(例如)包括指紋感測單元。指紋感測單元可以(例如)包括指紋感測電路(例如,跡線、電極、光學元件、電容性感測元件等)和/或指紋處理電路(例如,用以處理或分析從指紋感測電路接收的指紋相關信號的邏輯電路等)。指紋感測單元可以(例如)通過感測和分析電容(例如,電容的改變或電容模式)、光學圖像(例如,針對可見和/或不可見的輻射)、溫度、壓力等來檢測指紋。指紋感測單元用以感測指紋特徵的部分(例如,在半導體晶粒的第一晶粒面上)可通常在本文中稱為指紋感測區域。在實例實施方案中,指紋感測區域可以位於半導體晶粒的中心(或居中)區中。指紋感測區域可以(例如)是長方形、正方形等。例如,從頂視圖看,半導體晶粒可以類似地(例如)是正方形、長方形等。
半導體晶粒的第二晶粒面可以(例如)包括塊體半導體材料。此類塊體半導體材料可以(例如)盡可能地變薄但是仍提供對第一晶粒面上的感測器電路的結構支撐。儘管主要在接合線半導體晶粒的情況下呈現本文中的實例,但應理解,本發明的範圍不限於此。例如,第二晶粒面可以包括各種類型的互連結構,例如通過導電通孔(例如,矽穿孔等)或穿過半導體晶粒的其它導電通路電連接到第一晶粒面的互連結構。此類導電互連結構可以(例如)包括導電凸塊或導電球(例如,焊料凸塊或焊料球等)、金屬樁或金屬柱(例如,銅樁或銅柱等)等。另外,可以利用除接合線(例如,電鍍跡線等)外的其它互連結構。
在實例實施方案中,第一晶粒面可以包括晶粒互連墊(例如,接合墊、跡線、焊盤、圖案等)。此類晶粒互連墊可以(例如)用於將半導體晶粒電連接到另一構件(例如,基板、一般信號分配結構、另一晶粒、被動構件、電源、信號源或阱點(sink)等)。此類晶粒互連墊可以(例如)定位在第一晶粒面上在感測單元的感測區域的周界之外(和/或在所述周界周圍)。例如,此類晶粒互連墊可以圍繞任何數目的面上(例如,一個面、兩個面、四個面、三個面上等)的感測單元(或感測區域)。
晶粒互連墊可以(例如)包括任何各種導電材料(例如,銅、鋁、銀、金、鎳、其合金等)。晶粒互連墊可以(例如)通過第一晶粒面上的介電層(例如,頂部介電層)中的孔洞暴露。介電層可以(例如)覆蓋晶粒互連墊的側表面和/或晶粒互連墊的頂表面的外周界。
區塊1010可以包括以任何各種方式製備半導體晶粒。例如,為了獲得半導體晶粒的所要薄度(或厚度),區塊1010可以包括將半導體晶粒薄化為所要厚度。例如,區塊1010可以包括磨削半導體晶粒的第二晶粒面(例如,半導體晶粒的背面或非活動面)以實現所要厚度。又例如,區塊1010可以包括通過利用化學/機械平坦化(CMP)和/或任何其它類型的薄化處理來執行薄化。區塊1010可以(例如)包括將半導體晶粒薄化為單個晶粒或薄化為晶粒的晶圓(例如在晶圓薄化處理中)。以此方式,半導體晶粒可以是在薄化之後從晶圓被單一化(或被切分)。
應注意,儘管本文中呈現的實例通常涉及單個半導體晶粒,但是也可以提供任何數目的半導體晶粒和/或其它電子構件並與基板耦合。
示出區塊1010的各種態樣的實例實施方案200A在圖2A處示出。實例實施方案200A(或組件、子組件、封裝等)包括半導體晶粒120,所述半導體晶粒具有第一晶粒面120a(例如,平面的晶粒頂面或頂表面等)、第二晶粒面120b(例如,平面的晶粒底面或底表面等)、以及在第一晶粒面120a與第二晶粒面120b之間的一個或多個週邊晶粒面120c(例如,平面的晶粒側面或側表面等)。在實例實施方案200A中,半導體晶粒120的整個第一晶粒面120a和整個第二晶粒面120b是平面的(例如,在其週邊邊緣處沒有階躍或凹口等)。
實例半導體晶粒120的第一晶粒面120a包括指紋感測單元123,指紋感測單元123在圖2A中示出,但是出於說明的清晰性目的而未在其它圖中示出。實例指紋感測單元可以(例如)包括指紋感測電路(例如,跡線、電極、光學元件、電容性感測元件等)和/或指紋處理電路(例如,用以處理或分析從指紋感測電路接收的指紋相關信號的邏輯電路等)。指紋感測單元可以(例如)通過感測電容(例如,電容的改變或電容模式)、光學圖像(例如,針對可見和/或不可見的輻射)、溫度、壓力等來檢測指紋。指紋感測單元用以感測指紋特徵的部分(例如,在半導體晶粒120的第一晶粒面120a上)可通常在本文中稱為指紋感測區域。在實例實施方案中,指紋感測區域可以位於第一晶粒面120a的中心(或居中)區中。指紋感測區域可以(例如)是長方形、正方形等。(例如)從頂視圖看,半導體晶粒120可以類似地是正方形、長方形等。
在實例實施方案200A中,第一晶粒面120a包括晶粒互連墊121(例如,墊片、焊盤、跡線、圖案等)。雖然僅示出一個晶粒互連墊121,但是應理解,可以存在任何數目的此類墊片。如本文所論述,實例晶粒互連墊121用於將半導體晶粒120電連接到基板110。實例晶粒互連墊121可以(例如)定位在第一晶粒面120a上在感測單元的感測區域的周界之外(和/或在所述周界周圍)。例如,多個實例晶粒互連墊121可以鄰接或圍繞任何數目的面上(例如,一個面、兩個面、四個面、三個面上等)的感測單元(或感測區域)。在實例實施方案200A中,實例晶粒互連墊121示出為朝向半導體晶粒120的一個周介面側向地偏移,但是本發明的範圍不限於此。
實例晶粒互連墊121可以(例如)包括任何各種導電材料(例如,銅、鋁、銀、金、鎳、其合金等)。實例晶粒互連墊121可以(例如)通過第一晶粒面120a上的介電層(例如,頂部介電層)中的孔洞暴露。此類介電層(如果存在)可以(例如)覆蓋晶粒互連墊121的側表面和/或晶粒互連墊121的頂表面的外周界。
一般來說,區塊1010可以包括提供半導體晶粒。相應地,本發明的範圍不應受半導體晶粒的任何特定類型的特徵或提供半導體晶粒的任何特定方式的特徵限制。
除提供半導體晶粒之外,區塊1010還可以包括耦合半導體晶粒與基板。區塊1010可以包括以任何各種方式耦合半導體晶粒(和/或其它半導體晶粒或其它電子構件)與基板,在此提供所述各種方式的非限制性實例。
區塊1010可以(例如)包括耦合半導體晶粒與包括任何各種特徵的基板。例如,基板可以包括電路板材料(例如,FR-4玻璃環氧樹脂、G-10布紋玻璃和環氧樹脂、FR-n(其中n = 1至6)、CEM-m(其中m = 1至4)、層合材料、層合熱固性樹脂、包銅層合材料、樹脂浸漬B狀態布(預浸體)、聚四氟乙烯、其組合、其等效物等)。基板還可以(例如)是無芯的。基板可以包括一層或多層的任何各種介電材料,例如,無機介電材料(例如,Si3N4、SiO2、SiON、SiN、氧化物、氮化物等)和/或有機介電材料(例如,聚合物、聚醯亞胺(polymer polyimide,PI)、苯環丁烯(benzocyclobutene,BCB)、聚苯噁唑(polybenzoxazole,PBO)、雙馬來醯亞胺三嗪(bismaleimide triazine,BT)、模塑材料、酚醛樹脂、環氧樹脂等),但本發明的範圍不限於此。基板可以(例如)包括矽或任何各種半導體材料。基板還可以(例如)包括玻璃(例如,玻璃、藍寶石玻璃、鋼化玻璃等)或金屬板(或晶圓)。基板可以包括任何各種配置。例如,基板可以呈晶圓或面板形式。基板還可以(例如)呈切分或單一化形式。
基板可以(例如)是或僅包括不具有導電佈線路徑的塊體材料。替代地,例如,基板可以包括一個或多個導電層、通孔、和或信號分配結構。例如,基板可以包括從基板的頂表面到或朝向基板的底表面延伸至基板中的導電通孔。又例如,替代延伸直通基板的導電通孔(或除延伸直通基板的導電通孔之外),基板可以包括呈間接路徑(例如,呈包括垂直導電路徑段或部分和橫嚮導電路徑段或部分的組合的導電路徑)在基板的頂表面與底表面之間延伸的導電路徑。
區塊1010可以(例如)包括以任何各種方式耦合(或安裝或附接)半導體晶粒與基板。例如,區塊1010可以包括利用黏合層耦合半導體晶粒與基板。例如,可以利用半導體晶粒與基板之間的黏合層將第二晶粒面(例如,晶粒底面等)耦合到第一基板面(例如,基板頂面等)。在實例實施方案中,此類耦合可能僅是機械的(例如,在不同過程中執行電互連)。然而,在其它實例實施方案中,此類耦合可以在同一過程中機械且電性地耦合半導體晶粒與基板。
現在參考圖2A的實例實施方案200A。實例實施方案200A(或組件、子組件、封裝等)包括半導體晶粒110,其中第二晶粒面120b(例如,晶粒底面等)通過半導體晶粒120與基板110之間的黏合層122耦合到第一基板面110a(例如,基板頂面等)。
實例晶粒互連墊121將(例如,在區塊1020處)電連接到其上的實例導電層111a(例如,圖案、跡線、墊片、焊盤等)在第一基板面110a上。通過貫通基板110的導電通孔112電連接到實例導電層111a的實例導電層111b(例如,圖案、跡線、墊片、焊盤等)在第二基板面110b上。應注意,儘管導電通孔112示出為直通的通孔,但是導電通孔112還可以遵循貫通基板110的主體的間接路線(例如,利用多層互連)。在第二基板面110b上的導電層111b可以(例如)用於將指紋感測器裝置連接到另一電路(例如,連接到封裝上封裝配置中的電路、連接到多晶片模組的基板、連接到主機板等)。
應注意,儘管本文中提供的實例通常涉及耦合單個半導體晶粒與基板,但是也可以耦合任何數目的晶粒和/或其它電子構件。
一般來說,區塊1010可以包括耦合(或安裝或附接)半導體晶粒與基板。相應地,本發明的範圍不應受半導體晶粒的任何特定類型的特徵或耦合半導體晶粒與基板的任何特定方式的特徵限制。
實例方法1000可以在區塊1020處包括將半導體晶粒電連接到基板。區塊1020可以包括以任何各種方式進行此類電連接,在此提供所述各種方式的非限制性實例。應注意,在其中在區塊1010處執行全部電連接的實例實施方案中,可以省略區塊1020。
區塊1020可以(例如)包括將第一晶粒面上的晶粒互連墊(或其多個)電連接到第一基板面上的對應導電層(例如,圖案、墊片、跡線、焊盤等)。此類電連接可以(例如)包括線接合、金屬電鍍或沉積等。
儘管本文中示出和論述的實例通常涉及通過線接合來進行電連接,但是本發明的範圍不限於此。例如,可以利用任何各種電互連結構。
例如,區塊1020可以(例如)包括利用任何各種類型的互連結構(例如,導電球或導電凸塊、焊料球或焊料凸塊、金屬柱或金屬樁、銅柱或銅樁、焊料加蓋柱或焊料加蓋樁、焊膠、導電黏合劑等)將半導體晶粒耦合和/或電連接到基板。區塊1020可以包括利用任何各種接合技術(例如,熱壓(TC)接合、熱壓非導電膠(TCNCP)接合、質量回焊(mass reflow)、黏合附著等)電連接半導體晶粒與基板。在實例實施方案中,區塊1020可以包括利用導電凸塊將半導體晶粒的晶粒互連墊(例如,墊片、跡線、焊盤、圖案等)電連接到基板的對應導電層(例如,圖案、跡線、焊盤、墊片等)。如本文所論述,此類晶粒互連墊可以(例如)通過半導體晶粒上的介電層(或鈍化層)中的對應開口(或孔洞)暴露。類似地,基板上的此類導電層可以(例如)通過基板上的介電層(或鈍化層)中的對應開口(或孔洞)暴露。
示出區塊1020的各種態樣的實例實施方案200B在圖2B處示出。實例實施方案200B(或組件、子組件、封裝等)包括如關於區塊1010和圖2A所論述的半導體晶粒120和基板110。第一晶粒面120a上的晶粒互連墊121通過接合線130電連接到第一基板面110a上的導電層111a。實例導電層111a又連接到從基板頂面110a到基板底面110b延伸穿過基板110的導電通孔112。導電通孔112又電連接到第二基板面111b上的導電層111b。此類導電層111b可以(例如)用來(例如,利用本文中所論述的任何實例導電互連結構等)將指紋感測器裝置連接到另一電路。
應注意,儘管本文中提供的實例通常涉及連接單個半導體晶粒,但是也可以連接任何數目的晶粒和/或其它電子構件。
一般來說,區塊1020可以包括將半導體晶粒電連接到基板。相應地,本發明的範圍不應受半導體晶粒的任何特定類型的特徵或將半導體晶粒連接到基板的任何特定方式的特徵限制。
實例方法1000可以在區塊1030處包括附接板。區塊1030可以包括以任何各種方式附接(或形成)板,在此提供所述各種方式的非限制性實例。
在實例實施方案中,區塊1030可以包括利用介電層(例如,黏合層等)將預製板附接到半導體晶粒,但是本發明的範圍不限於此。例如,可以任何各種方式(例如,模塑、印刷、沉積等)在半導體晶粒上(或跨半導體晶粒)形成板(或防護層)。
介電層(DL)(例如,黏合層等)可以(例如)具有第一DL面(例如,平面的DL頂面表面等)、第二DL面(例如,平面的DL底面或底表面等)、以及在第一DL面與第二DL面之間的週邊DL面(例如,DL側面或側表面等)。第二DL面可以(例如)直接接觸和/或覆蓋在區塊1020處連接的半導體晶粒的第一晶粒面(例如,晶粒頂面等)。第一DL面可以(例如)直接接觸和/或覆蓋(本文中所論述的)板的一面。
在實例實施方案中,介電層可以是或包括非導電黏合劑(例如,包括一個或多個介電材料),所述非導電黏合劑電隔離半導體晶粒的整個第一晶粒面,例如,在半導體晶粒的第一晶粒面與黏附到介電層的與半導體晶粒相反的一面的構件(例如,板等)之間提供非導電路徑。應注意,介電層材料可以與在區塊1040處形成的囊封材料不同,但也可以相同。
介電層可以(例如)設定大小為大於半導體晶粒的第一晶粒面。在另一實例實施方案中,介電層的面積可以小於半導體晶粒的第一晶粒面,例如保留半導體晶粒的第一晶粒面的一部分不被介電層覆蓋。又例如,介電層的面積可以匹配半導體晶粒的第一晶粒面的面積。
在實例實施方案中,介電層(例如,黏合層等)可以封裝(例如,覆蓋、圍繞和/或接觸等)在區塊1020處使用的互連結構的至少一部分。例如,在其中利用一個或多個接合線將半導體晶粒電連接到基板的實例實施方案中,介電層可以封裝接合線的至少一部分(例如,上部部分等)。例如,至少接合線的高於晶粒頂面的水平的部分可以由介電層封裝。應注意,在其中介電層設定大小為懸垂於半導體晶粒的週邊之上的實例實施方案中,接合線在半導體晶粒的覆蓋面積之外的一部分也可以由介電層封裝。又應注意,在其中介電層設定大小為小於第一晶粒面的面積的實例實施方案中,從第一晶粒面延伸的接合線不必由介電層封裝(但是,取決於介電層的定位,可以由介電層封裝)。
在實例實施方案中,可以考慮介電層呈現線上薄膜(film-over-wire,FOW)特性。FOW特性可(例如)通常涉及這樣的特性:其中介電層140包括凝膠(或膠等)特性,(例如)從而允許線結構(例如,接合線等)或其它互連結構(例如,接合墊等)在形成時或在置放介電層140時由介電層140封裝。應注意,當介電層140固化時,此類凝膠特性(例如)通常會消失,但是至少一些可塑性可以保留。
介電層(例如,黏合層等)可以包括任何各種特徵。例如,介電層可以包括黏合液體或膠或凝膠、預製黏合片材或薄膜、絕緣薄膜等。在實例實施方案中,當附接板時介電層可以具有凝膠類或膠類稠性,所述稠性當固化時轉為固體稠性。在實例實施方案中,介電層可以是透明的,但是本發明的範圍不限於此。
區塊1030可以包括以任何各種方式形成介電層(例如,黏合層等)。例如,區塊1030可以包括通過光刻、絲網印刷、滴塗和鋪開或壓滾、列印、塗刷、浸漬、層合預製片材或薄膜等形成介電層。
板可以(例如)具有第一板面(例如,平面的板頂面或頂表面等)、第二板面(例如,平面的板底面或底表面等)、以及在第一板面與第二板面之間的週邊板面(例如,板側面或側表面等)。
也可以稱為防護板的板(或層)可以包括任何各種特徵。板可以(例如)防止半導體晶粒受外部力和/或污染物(例如,歸因於手指按壓、滑動等)影響。板可以(例如)覆蓋半導體晶粒的至少第一晶粒面。在實例實施方案中,板可以具有比半導體晶粒更大的面積(例如,懸垂於半導體晶粒之上)。板還可以(例如)具有與基板相同的大小,(例如)從而形成指紋感測器裝置的整個頂面。雖然實例板可以包括材料的預製板(例如,在區塊1030處的附接之前形成),但是本發明的範圍不限於此。例如,可以在板的材料沉積在介電層上時(或在此之後)形成板。
板可以包括各種材料中的任何一個或多個。例如,防護板可以包括玻璃、藍寶石、藍寶石玻璃、鋼化玻璃、塑膠、聚碳酸酯(PC)、聚醯胺(PI)等中的一個或多個,但是本發明的各態樣並不限於此。在實例實施方案中,板可以包括氧化鋁塗層。例如,區塊1030可以包括通過粒子衝擊(或機械衝擊)、熱噴塗、電漿噴塗、高速火焰熔射(high-velocity oxygen-fuel,HVOF)噴塗等在板上形成氧化鋁塗層(或其它塗層)。
應注意,在各種實例實施方案中,板可以是或包括另一裝置(例如,其中整合指紋感測器裝置的消費型電子裝置)的板。例如,板可以是較大板(例如,視窗、塗層、顯示幕幕等)的一部分。
在實例實施方案中,第一介電層面(例如,介電層頂面等)可以黏附到第二板面(例如,板底面等),並且第二介電層面(例如,介電層底面等)可以黏附到第一晶粒面(例如,晶粒頂面等)。
區塊1030可以(例如)包括首先在板上形成介電層,且隨後將具有介電層的板置放在半導體晶粒上。然而,在另一實例情境中,區塊1030可以包括首先在第一晶粒面上形成介電層,且隨後將板置放在具有介電層的第一晶粒面上。
示出區塊1030的各種態樣的實例實施方案200C在圖2C處示出。實例實施方案200C(或組件、子組件、封裝等)包括在半導體晶粒120的晶粒頂面120a上(例如,直接在晶粒頂面120a上,等)的介電層140。第二DL面140b黏附到第一晶粒面120a。第一DL面140b黏附到第二板面150b。
實例介電層140具有均勻的厚度並設定大小為大於半導體晶粒120的第一晶粒面120a的面積。實例介電層140可以(例如)包括非導電黏合劑的連續層,例如,在半導體晶粒120的第一晶粒面120a與板150的第二板面150b之間提供非導電路徑。然而,在替代實施方案中,介電層140可以包括孔洞(或開口),通過所述孔洞(或開口)可以與另一構件進行導電接觸。
介電層140封裝(例如,覆蓋、圍繞和/或接觸等)接合線130的頂部部分。例如,介電層140直接定位在半導體晶粒120之上(例如,在半導體晶粒120的覆蓋面積內)的第一部分封裝接合線130的第一部分,並且介電層140懸垂於半導體晶粒120之上(例如,在半導體晶粒120的覆蓋面積之外)的第二部分封裝接合線130的第二部分。此時在製造過程中,暴露接合線130的第三部分(例如,下部部分等)(所述部分可以例如在區塊1040處封裝)。
在形成介電層和/或將板附接到半導體晶粒之後,可以固化介電層(介電層可以呈未固化或半固化狀態)以使介電層硬化。
第一板面150a(或板頂面等)暴露,例如,用於與被感測的手指接觸或至少與被感測的手指極為接近。示出實例板150具有的面積大體上大於半導體晶粒120的面積,例如懸垂於半導體晶粒120的週邊邊緣之上。
一般來說,區塊1030可以包括附接板。相應地,本發明的範圍不應受板的任何特定類型的特徵或附接板的任何特定方式的特徵限制。
實例方法1000可以在區塊1040處包括囊封。區塊1040可以包括以任何各種方式囊封(例如,半導體晶粒、基板、板和/或介電層等),在此提供所述各種方式的非限制性實例。
區塊1040可以(例如)包括形成囊封材料,所述囊封材料覆蓋基板的至少第一基板面(例如,基板頂面等),在區塊1010處在所述第一基板面安裝半導體晶粒。囊封材料可以(例如)具有第二囊封物面(例如,底面或底表面等),所述第二囊封物面覆蓋第一基板面(例如,尚未被半導體晶粒覆蓋的部分等)。
囊封材料還可以(例如)覆蓋和圍繞半導體晶粒的至少週邊晶粒面。囊封材料還可以(例如)覆蓋和圍繞介電層和/或板的至少週邊晶粒面。
在實例實施方案中,囊封材料可以包括與第一晶粒面(例如,晶粒頂面或頂表面等)共面的第一囊封物面(例如,囊封物頂面或頂表面等)。例如,在區塊1030處附接的介電層和/或板可以界定第一囊封物面(例如,囊封物頂面或頂表面等)。
另外,在實例實施方案中,囊封材料可以包括與第一板面(例如,板頂面或頂表面等)共面的第一囊封物面(例如,囊封物頂面或頂表面等)。然而,在替代實施方案中,囊封材料可以覆蓋板的第一板面(或例如其週邊部分)。例如,囊封材料可以包括第一囊封物面,所述第一囊封物面高於第一板面並包括暴露第一板面(或其一部分)的孔洞。
在各種實例實施方案中,例如在其中板和/或介電層不完全覆蓋第一晶粒面的實施方案中,囊封材料還可以覆蓋第一晶粒面的未被介電層和/或板覆蓋的部分。
囊封材料可以包括任何各種囊封或模塑材料(例如,樹脂、聚合物、聚合物複合材料、具有填充劑的聚合物、環氧樹脂、具有填充劑的環氧樹脂、具有填充劑的環氧丙烯酸酯、矽酮樹脂、其組合、其等效物等)。囊封材料可以(例如)包括聚醯亞胺(PI)、苯環丁烯(BCB)、聚苯噁唑(PBO)、雙馬來醯亞胺三嗪(BT)、酚醛樹脂、本文中所論述的任何介電材料等中的任何一個或多個。在各種實例實施方案中,囊封材料可以(例如)是不透明的。
區塊1040可以包括以任何各種方式(例如,壓縮模塑、傳遞模塑、液體囊封物模塑、真空層合、膠印刷、薄膜輔助模塑等)形成囊封材料。在實例實施方案中,區塊1040可以包括利用密封模套或薄膜輔助模塑技術來保持板的第一板面(例如,板頂面或頂表面等)不含囊封材料。在另一實例實施方案中,區塊1040可以包括最初形成囊封材料以覆蓋板的第一板面,且隨後薄化囊封材料直到從囊封材料暴露板的第一板面。在實例實施方案中,區塊1040可以包括在介電層(和/或板)與基板之間的空的空間中形成囊封材料。
示出區塊1040的各種態樣的實例實施方案200D在圖2D處示出。實例實施方案200D(或組件、子組件、封裝等)包括覆蓋基板110的第一基板面110a(例如,基板頂面等)的至少一部分的囊封材料160。實例囊封材料160還覆蓋在第一基板面110a上或在所述第一基板面110a處的導電層111a(例如,跡線、圖案、焊盤、墊片等)。實例囊封材料160另外覆蓋並圍繞半導體晶粒120的側面120c。實例囊封材料160還分別覆蓋並圍繞介電層140和板150的側面140c和150c。實例囊封材料160另外覆蓋第二DL面140b的未被半導體晶粒120覆蓋的週邊部分。實例囊封材料160包括與第一板面150a共面的第一囊封物面160a(例如,囊封物頂面等)。
一般來說,區塊1040可以包括囊封。相應地,本發明的範圍不應受囊封材料的任何特定類型的特徵或囊封的任何特定方式的特徵限制。
實例方法1000可以在區塊1050處包括單一化。區塊1050可以包括以任何各種方式進行單一化,在此提供所述各種方式的非限制性實例。
如本文所論述,可以在個別封裝級執行或可以在晶圓或面板級執行本文中所論述的各種方法區塊(或操作或步驟)。在其中在晶圓或面板級執行區塊1010-1040的實例實施方案中,區塊1050可以包括將所述封裝單一化為個別封裝。
區塊1050可以(例如)包括沿著裝置之間的單一化(或鋸切或切割)道切割多個指紋感測器裝置的晶圓或面板。此類切割可以(例如)包括雷射切割、機械鋸切、電漿切割等。
示出區塊1050的各種態樣的實例實施方案200E在圖2E處示出。實例實施方案200E(或組件、子組件、封裝等)示出從指紋感測器裝置的面板或晶圓單一化的個別指紋感測器裝置100。應注意,儘管實例實施方案200E並未示出在導電層111b上的額外互連結構(例如,導電凸塊或導電球、金屬樁或金屬柱等),但是可以在區塊1050處的單一化之前或之後形成此類結構。沿著單一化線(或單一化道),週邊囊封物面160c和週邊基板面110c可以(例如)共面。
應注意,可以(例如)在實例方法1000的任何實例區塊之後執行單一化,(例如)接著進行單個封裝過程。
一般來說,區塊1050可以包括單一化。相應地,本發明的範圍不應受單一化的任何特定類型或方式的特徵限制。
實例方法1000可以在區塊1095處包括視需要繼續製造(或處理)。區塊1095可以包括以任何各種方式繼續製造(或處理),在此提供所述各種方式的非限制性實例。
例如,區塊1095可以包括執行額外的基板處理功能、將額外電子構件安裝到基板、將裝置互連結構附接到基板、覆蓋、一般封裝、測試、標記、運送、將指紋感測裝置100整合到另一產品中等。又例如,區塊1095可以包括將實例方法1000的執行流程引導到實例方法1000的任何先前區塊(或其部分)。另外例如,區塊1095可以包括將實例方法1000的執行流程引導到本文中所揭示的任何其它方法或其部分(例如,與圖3相關聯的實例方法、與圖4A-4C相關聯的實例方法,等)。
一般來說,區塊1095可以包括繼續製造(或處理)。因此,本發明的範圍不應受繼續製造(或處理)的任何特定方式或類型的特徵限制。
如圖2E中示出的實例實施方案200E中所示(所述實例實施方案在本文中還可以稱為指紋感測器裝置100(或封裝)),根據圖1的實例方法1000製造的實例指紋感測器裝置可以在手指(或其指紋)觸摸或極為接近於板150的第一板面150a(例如,板頂面等)時基於電容的改變而感測指紋,其在半導體晶粒120的第一晶粒面120a(例如,晶粒頂面等)上,所述半導體晶粒在第一晶粒面上包含指紋感測單元。指紋感測器裝置(或封裝)100可進一步包含電連接到基板110(例如,電連接到第二基板面110b上的導電層111b和/或電連接到第一基板面110a上的導電層111a)的柔性電路板或其它互連結構(未示出)。柔性電路板可以(例如)電連接到指紋感測器封裝100的一個或多個輸入和/或輸出墊並且可以電連接到外部基板或外部電子裝置。
如本文中所陳述,本發明的範圍不限於所論述的具體實例方法步驟(或相關聯結構)。例如,可以從圖1的實例方法1000移除各種區塊(或其部分)或將各種區塊(或其部分)添加到圖1的實例方法1000,可以重新排列各種區塊(或其部分),可以修改各種區塊(或其部分)等。例如,如本文所論述,板和/或介電層的大小可以變化。在實例實施方案中,第一板面(例如,板頂面等)的大小(或面積)可以等於(例如,完全等於和/或在製造公差內等於,等)第一基板面(例如,基板頂面等)的大小(或面積)。圖3提供實例實施方案。
具體來說,圖3示出說明根據本發明的各種態樣的實例感測器裝置的橫截面圖以及製作感測器裝置的實例方法。圖3中示出的結構可以與圖2A-2E、圖4A-4C等中示出的類似結構共用任何或全部特徵。圖3可以(例如)示出在圖1的實例方法1000的階段(或區塊)的實例感測器裝置(例如,指紋感測器裝置)。現將一起論述圖1和3。
在本文中還可以稱為指紋感測器裝置200(或封裝)的實例實施方案300包括介電層240,所述介電層可以與圖2C-2E的介電層140、圖4A-4C的介電層340等共用任何或全部特徵。實例實施方案300還包括板250,所述板可以與圖2C-2E的板150、圖4A-4C的板350等共用任何或全部特徵。實例實施方案300還包括囊封材料260,所述囊封材料可以與圖2D-2E的囊封材料160、圖4B-4C的囊封材料360等共用任何或全部特徵。
介電層(DL)240具有第一DL面240a(例如,DL頂面或頂表面等)、第二DL面240b(例如,DL底面或底表面等)、以及在第一DL面240a與第二DL面240b之間的週邊DL面240c(例如,DL側面或側表面等)。板250具有第一板面250a(例如,板頂面或頂表面等)、第二板面250b(例如,板底面或底表面等)、以及在第一板面250a與第二板面250b之間的週邊板面250c(例如,板側面或側表面等)。囊封材料260具有第一囊封物面260a(例如,囊封物頂面或頂表面等)、第二囊封物面260b(例如,囊封物底面或底表面等)、以及在第一囊封物面260a與第二囊封物面260b之間的週邊囊封物面260c(例如,囊封物側面或側表面等)。
第二囊封物面260b在第一基板面110a上,並且囊封材料260覆蓋並圍繞週邊晶粒面120c。第一囊封物面260a與第一晶粒面120a共面。第二DL面240b覆蓋第一囊封物面260a和第一晶粒面120a。第二板面250b覆蓋第一DL面240a。另外,在實例實施方案300中,週邊基板面110c、週邊囊封物面260c、週邊DL面240c以及週邊板面250c共面。
參考實例方法1000,在區塊1030處附接介電層和板並且固化(和硬化)介電層之後,實例方法1000的執行流至區塊1040。在區塊1040處,在組件的空的區域中形成囊封材料。接著從面板或晶圓單一化個別指紋感測器裝置,從而形成實例指紋感測器裝置200。
如本文中所陳述,本發明的範圍不限於所論述的具體實例方法步驟(或相關聯結構)。例如,可以從圖1的實例方法1000移除各種區塊(或其部分)或將各種區塊(或其部分)添加到圖1的實例方法1000,可以重新排列各種區塊(或其部分),可以修改各種區塊(或其部分)等。例如,如本文所論述,板和/或介電層的大小可以變化。在實例實施方案中,第一板面(例如,板頂面或頂表面等)的大小(或面積)可以小於第一晶粒面(例如,晶粒頂面或頂表面等)的大小(或面積)。圖4A-4C提供實例實施方案。
具體來說,圖4A-4C示出說明根據本發明的各種態樣的實例感測器裝置的橫截面圖以及製作感測器裝置的實例方法。圖4A-4C中示出的結構可以與圖2A-2E、圖3等中示出在類似結構共用任何或全部特徵。圖4A-4C可以(例如)示出在圖1的實例方法1000的各個階段(或區塊)的實例感測器裝置(例如,指紋感測器裝置)。現將一起論述圖1和4A-4C。
在本文中還可以稱為指紋感測器裝置300(或封裝)的實例實施方案400A-400C包括介電層340,所述介電層可以與圖2C-2E的介電層140、圖3的介電層240等共用任何或全部特徵。實例實施方案400A-400C還包括板350,所述板可以與圖2C-2E的板150、圖3的板250等共用任何或全部特徵。實例實施方案400B-400C另外包括囊封材料360,所述囊封材料可以與圖2D-2E的囊封材料160、圖3的囊封材料260等共用任何或全部特徵。
參考圖1的區塊1030和圖4A的實例實施方案400A,也可以與介電層340的大小匹配的第一板面350a(例如,板頂面或頂表面等)的大小(或面積)可以小於第一晶粒面120a(例如,晶粒頂面或頂表面等)的大小(或面積)。第一晶粒面120a上的實例互連墊121不被介電層340和板350覆蓋。例如,週邊晶粒面120c2從週邊DL面340c和週邊板面350c(週邊DL面340c和週邊板面350c可以彼此共面)側向地向外定位。然而,應注意,在另一實例實施方案中,介電層340或板350中的任一個可以覆蓋互連墊121。另外,雖然週邊晶粒面120c1中的至少一個(或兩個、或三個)示出為與對應的週邊DL面340c1並與對應的週邊板面350c1共面,但是情況並不總是如此。
參考圖1的區塊1040和圖4B的實例實施方案400B,第一囊封物面360a(例如,囊封物頂面或頂表面等)與第一板面350a(例如,板頂面或頂表面等)共面。第二囊封物面360b(例如,囊封物底面或底表面等)覆蓋第一基板面110a和在其上的導電層111a。囊封材料360還覆蓋並圍繞黏合層122、半導體晶粒120、介電層340和板350的週邊側表面。囊封材料360另外覆蓋互連墊121並圍繞(或覆蓋或接觸)接合線130(例如,接合線130在互連墊121與導電層111a之間的所有表面)。囊封材料360還覆蓋在其上置放互連墊121的第一晶粒面120a(例如,晶粒頂面等)的端部。應注意,雖然第一晶粒面120a的僅一端示出為被囊封材料360覆蓋,但是第一晶粒面120a的任何或所有端部都可以此方式被囊封物覆蓋(例如,一端、兩端、四端、三端等)並且可以具有定位在其上的互連結構121。
參考圖1的區塊1050,實例實施方案400C(或組件、子組件、封裝等)示出從指紋感測器裝置的面板或晶圓單一化的個別指紋感測器裝置300。應注意,儘管實例實施方案400C並未示出在導電層111b上的額外互連結構(例如,導電凸塊或導電球、金屬樁或金屬柱等),但是可以在區塊1050處的單一化之前或之後形成此類結構。沿著單一化線(或單一化道),週邊囊封物面360c和週邊基板面110c可以(例如)共面。
本文中的論述包含示出電子裝置(例如,指紋感測器裝置)的各種部分及其製造方法的許多示意圖。為了清楚地示意,這些圖並未示出每個實例組件的所有態樣。本文中提供的任何實例組件和/或方法可以與本文中提供的任何或全部其它組件和/或方法共用任何或全部特徵。
綜上所述,本發明的各種態樣提供一種指紋感測器裝置和一種製作指紋感測器裝置的方法。作為非限制性實例,本發明的各種態樣提供各種指紋感測器裝置以及其製造方法,所述指紋感測器裝置包括互連結構,例如接合線,所述互連結構的至少一部分延伸到用來安裝板的介電層中,和/或所述指紋感測器裝置包括互連結構,所述互連結構從自所述板側向地偏移的位置處的半導體晶粒向上延伸。雖然已經參考某些態樣和實例描述了以上內容,但是所屬領域的技術人員應理解,在不脫離本發明的範圍的情況下,可以進行各種修改並可以替代等效物。另外,在不脫離本發明的範圍的情況下,可以進行許多修改以使特定情況或材料適應本發明的教示內容。因此,希望本發明不限於所揭示的特定實例,而是本發明將包含落入所附申請專利範圍的範圍內的所有實例。
100:指紋感測裝置
110:基板
110a:第一基板面
110b:第二基板面
110c:週邊基板面
111a:導電層
111b:導電層
112:導電通孔
120:半導體晶粒
120a:第一晶粒面
120b:第二晶粒面
120c:週邊晶粒面
120c1:週邊晶粒面
120c2:週邊晶粒面
121:晶粒互連墊
122:黏合層
130:接合線
140:介電層
140b:第二DL面
140c:側面
150:板
150a:第一板面
150b:第二板面
150c:側面
160:囊封材料
160a:囊封物面
200:指紋感測器裝置
200A:製造指紋感測器裝置100的實例實施方案
200B:製造指紋感測器裝置100的實例實施方案
200C:製造指紋感測器裝置100的實例實施方案
200D:製造指紋感測器裝置100的實例實施方案
200E:製造指紋感測器裝置100的實例實施方案
240:介電層
240a:第一DL面
240b:第二DL面
240c:週邊DL面
250:板
250a:第一板面
250b:第二板面
250c:週邊板面
260:囊封材料
260a:第一囊封物面
260b:第二囊封物面
260c:囊封物面
300:指紋感測器裝置200的實例實施方案
340:介電層
340c:週邊DL面
340c1:週邊DL面
350:板
350a:第一板面
350c:週邊板面
350c1:週邊板面
360:囊封材料
360a:第一囊封物面
360b:第二囊封物面
360c:週邊囊封物面
400A:製造指紋感測器裝置300的實例實施方案
400B:製造指紋感測器裝置300的實例實施方案
400C:製造指紋感測器裝置300的實例實施方案
1000:製作感測器裝置的實例方法
[圖1]示出根據本發明的各種態樣的製作感測器裝置的實例方法的流程圖。
[圖2A-2E]示出說明根據本發明的各種態樣的實例感測器裝置的橫截面圖以及製作感測器裝置的實例方法。
[圖3]示出說明根據本發明的各種態樣的實例感測器裝置的橫截面圖以及製作感測器裝置的實例方法。
[圖4A-4C]示出說明根據本發明的各種態樣的實例感測器裝置的橫截面圖以及製作感測器裝置的實例方法。
110:基板
110a:第一基板面
110b:第二基板面
110c:週邊基板面
111a:導電層
111b:導電層
112:導電通孔
120:半導體晶粒
120a:第一晶粒面
120b:第二晶粒面
120c:週邊晶粒面
121:晶粒互連墊
122:黏合層
130:接合線
200:指紋感測器裝置
240:介電層
240a:第一DL面
240b:第二DL面
240c:週邊DL面
250:板
250a:第一板面
250b:第二板面
250c:週邊板面
260:囊封材料
260a:第一囊封物面
260b:第二囊封物面
260c:囊封物面
300:指紋感測器裝置200的實例實施方案
Claims (1)
- 一種指紋感測器裝置,其包括:說明書中所提及的元件。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020150079157A KR20160143071A (ko) | 2015-06-04 | 2015-06-04 | 지문센서 패키지 |
KR10-2015-0079157 | 2015-06-04 | ||
US15/144,565 US9728476B2 (en) | 2015-06-04 | 2016-05-02 | Fingerprint sensor and manufacturing method thereof |
US15/144,565 | 2016-05-02 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW202324648A true TW202324648A (zh) | 2023-06-16 |
Family
ID=57452011
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105117550A TWI839321B (zh) | 2015-06-04 | 2016-06-03 | 指紋感測器裝置 |
TW111140674A TW202324648A (zh) | 2015-06-04 | 2016-06-03 | 指紋感測器裝置 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105117550A TWI839321B (zh) | 2015-06-04 | 2016-06-03 | 指紋感測器裝置 |
Country Status (4)
Country | Link |
---|---|
US (7) | US9728476B2 (zh) |
KR (1) | KR20160143071A (zh) |
CN (3) | CN114843232A (zh) |
TW (2) | TWI839321B (zh) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20160143071A (ko) | 2015-06-04 | 2016-12-14 | 앰코 테크놀로지 코리아 주식회사 | 지문센서 패키지 |
US9785821B2 (en) * | 2015-08-28 | 2017-10-10 | Synaptics Incorporated | Capacitive sensor architecture for biometric sensing |
KR20170082358A (ko) * | 2016-01-06 | 2017-07-14 | 하나 마이크론(주) | 스마트 기기의 트랙패드 반도체 패키지 및 그 제조 방법 |
US10796975B2 (en) * | 2016-04-02 | 2020-10-06 | Intel Corporation | Semiconductor package with supported stacked die |
US20190081028A1 (en) * | 2016-05-30 | 2019-03-14 | Mitsumi Electric Co., Ltd. | Optical module, module, and methods for manufacturing optical module and module |
MY181171A (en) * | 2016-11-28 | 2020-12-21 | Carsem M Sdn Bhd | Low-profile electronic package |
CN107066920A (zh) * | 2016-12-23 | 2017-08-18 | 浙江大学 | 指纹识别面板及装置 |
CN106803079B (zh) * | 2017-01-20 | 2020-08-21 | Oppo广东移动通信有限公司 | 指纹模组及移动终端 |
EP3422405A4 (en) * | 2017-01-22 | 2019-11-13 | Shenzhen Goodix Technology Co., Ltd. | FINGERPRINT CHIP HOUSING AND PROCESSING METHOD |
KR101910518B1 (ko) * | 2017-04-11 | 2018-10-22 | 삼성전자주식회사 | 생체 센서 및 생체 센서를 포함하는 장치 |
CN108496179A (zh) * | 2017-04-12 | 2018-09-04 | 深圳市汇顶科技股份有限公司 | 光学指纹传感器和光学指纹传感器的封装方法 |
EP3438798B1 (en) * | 2017-05-05 | 2020-08-19 | Shenzhen Goodix Technology Co., Ltd. | Fingerprint module and mobile terminal |
JP2019066319A (ja) * | 2017-09-29 | 2019-04-25 | 株式会社ジャパンディスプレイ | 検出装置及び電子機器 |
SE1751447A1 (en) * | 2017-11-24 | 2019-05-25 | Fingerprint Cards Ab | Cost-efficient fingerprint sensor component and manufacturing method |
US10762319B2 (en) * | 2018-01-30 | 2020-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fingerprint sensor and manufacturing method thereof |
US11031358B2 (en) * | 2018-03-01 | 2021-06-08 | Marvell Asia Pte, Ltd. | Overhang model for reducing passivation stress and method for producing the same |
CN108417538A (zh) * | 2018-03-16 | 2018-08-17 | 上海图正信息科技股份有限公司 | 一种指纹传感器玻璃盖板封装工艺及结构 |
TWI705538B (zh) * | 2018-06-29 | 2020-09-21 | 同欣電子工業股份有限公司 | 指紋感測封裝模組的製法 |
JP7162487B2 (ja) * | 2018-10-05 | 2022-10-28 | ローム株式会社 | チップ部品およびその製造方法 |
KR102102681B1 (ko) * | 2018-10-16 | 2020-04-21 | 삼성전자주식회사 | 생체 센서 및 생체 센서를 포함하는 장치 |
KR102307736B1 (ko) * | 2018-10-16 | 2021-10-05 | 삼성전자주식회사 | 생체 센서 및 생체 센서를 포함하는 장치 |
KR20210099435A (ko) | 2020-02-04 | 2021-08-12 | 삼성전자주식회사 | 지문 인식 겸용 터치 센서 및 이를 포함하는 디스플레이 장치 |
US11570339B2 (en) * | 2020-09-30 | 2023-01-31 | Lextar Electronics Corporation | Photodiode package structure with shutters, forming method thereof, and wearable device having the same |
CN113511628A (zh) * | 2021-08-10 | 2021-10-19 | 华天科技(西安)有限公司 | 一种基于研磨工艺mems产品的制作方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4702586B2 (ja) * | 2001-09-10 | 2011-06-15 | 日本電気株式会社 | 指紋センサ及び指紋センサ実装構造並びに該指紋センサを備えた指紋検出器 |
KR100564915B1 (ko) * | 2004-02-10 | 2006-03-30 | 한국과학기술원 | 정전용량방식 지문센서 및 이를 이용한 지문 센싱방법 |
TWI250591B (en) * | 2004-03-18 | 2006-03-01 | Advanced Semiconductor Eng | Sliding type fingerprint sensor package |
KR100958358B1 (ko) | 2008-01-23 | 2010-05-17 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지 및 그 제조 방법 |
US20100117224A1 (en) * | 2008-08-29 | 2010-05-13 | Vertical Circuits, Inc. | Sensor |
KR101024748B1 (ko) | 2008-12-15 | 2011-03-24 | 하나 마이크론(주) | 서포터 칩을 갖는 반도체 패키지 및 그 제조 방법 |
KR20150060098A (ko) | 2013-11-25 | 2015-06-03 | 크루셜텍 (주) | 지문센서 모듈 및 이를 포함하는 휴대단말기 |
CN104182736B (zh) * | 2014-08-26 | 2017-08-25 | 南昌欧菲生物识别技术有限公司 | 指纹识别传感器封装结构及封装方法 |
CN104217220A (zh) * | 2014-08-27 | 2014-12-17 | 深圳贝特莱电子科技有限公司 | 一种嵌入式的半导体指纹传感器 |
CN105693141B (zh) | 2014-08-29 | 2017-08-04 | 天津德高化成新材料股份有限公司 | 一种用于指纹传感器感应层的介电复合材料的制备方法 |
CN104538379A (zh) * | 2014-12-31 | 2015-04-22 | 华天科技(西安)有限公司 | 一种基于局部塑封工艺的指纹设计封装结构及其制备方法 |
KR101942141B1 (ko) * | 2015-05-12 | 2019-01-24 | 앰코테크놀로지코리아(주) | 지문센서 패키지 |
KR20160143071A (ko) | 2015-06-04 | 2016-12-14 | 앰코 테크놀로지 코리아 주식회사 | 지문센서 패키지 |
-
2015
- 2015-06-04 KR KR1020150079157A patent/KR20160143071A/ko active Search and Examination
-
2016
- 2016-05-02 US US15/144,565 patent/US9728476B2/en active Active
- 2016-06-03 TW TW105117550A patent/TWI839321B/zh active
- 2016-06-03 CN CN202210520244.7A patent/CN114843232A/zh active Pending
- 2016-06-03 CN CN201610391114.2A patent/CN106252311A/zh active Pending
- 2016-06-03 CN CN201620537117.8U patent/CN205944070U/zh active Active
- 2016-06-03 TW TW111140674A patent/TW202324648A/zh unknown
-
2017
- 2017-08-07 US US15/670,589 patent/US9984947B2/en active Active
-
2018
- 2018-05-24 US US15/988,940 patent/US10672676B2/en active Active
-
2020
- 2020-06-02 US US16/890,027 patent/US11177187B2/en active Active
-
2021
- 2021-11-16 US US17/527,767 patent/US11682598B2/en active Active
-
2023
- 2023-05-18 US US18/199,215 patent/US12002725B2/en active Active
-
2024
- 2024-05-31 US US18/680,167 patent/US20240321658A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US9984947B2 (en) | 2018-05-29 |
US11177187B2 (en) | 2021-11-16 |
US20230290699A1 (en) | 2023-09-14 |
US20220077013A1 (en) | 2022-03-10 |
CN114843232A (zh) | 2022-08-02 |
US9728476B2 (en) | 2017-08-08 |
US12002725B2 (en) | 2024-06-04 |
TW201644026A (zh) | 2016-12-16 |
CN205944070U (zh) | 2017-02-08 |
US20240321658A1 (en) | 2024-09-26 |
KR20160143071A (ko) | 2016-12-14 |
US10672676B2 (en) | 2020-06-02 |
US20180269121A1 (en) | 2018-09-20 |
US11682598B2 (en) | 2023-06-20 |
CN106252311A (zh) | 2016-12-21 |
US20160358007A1 (en) | 2016-12-08 |
TWI839321B (zh) | 2024-04-21 |
US20170338163A1 (en) | 2017-11-23 |
US20200294875A1 (en) | 2020-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US12002725B2 (en) | Sensor package and manufacturing method thereof | |
US11990435B2 (en) | Fingerprint sensor and manufacturing method thereof | |
TWI767992B (zh) | 半導體裝置和其製造方法 | |
WO2017128567A1 (zh) | 双面扇出型晶圆级封装方法及封装结构 | |
US9922917B2 (en) | Semiconductor package including substrates spaced by at least one electrical connecting element | |
CN108074904B (zh) | 电子封装件及其制法 | |
US20140008811A1 (en) | Device package with rigid interconnect structure connecting die and substrate and method thereof | |
CN111883521A (zh) | 多芯片3d封装结构及其制作方法 | |
TWI662635B (zh) | 封裝結構及其製造方法 | |
TWM537714U (zh) | 平板式半導體封裝結構 | |
TWI852116B (zh) | 指紋感測器以及製造指紋感測器的方法 | |
TW202301629A (zh) | 半導體封裝結構製造方法 | |
Aschenbrenner et al. | Panel level packaging-A manufacturing solution for cost effective systems |