TW201935656A - 靜電放電保護元件 - Google Patents
靜電放電保護元件 Download PDFInfo
- Publication number
- TW201935656A TW201935656A TW107105108A TW107105108A TW201935656A TW 201935656 A TW201935656 A TW 201935656A TW 107105108 A TW107105108 A TW 107105108A TW 107105108 A TW107105108 A TW 107105108A TW 201935656 A TW201935656 A TW 201935656A
- Authority
- TW
- Taiwan
- Prior art keywords
- doped region
- type doped
- electrostatic discharge
- discharge protection
- protection element
- Prior art date
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 35
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 35
- 239000010703 silicon Substances 0.000 claims abstract description 35
- 238000002955 isolation Methods 0.000 description 19
- 238000000034 method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000000615 nonconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
- H01L27/0262—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements including a PNP transistor and a NPN transistor, wherein each of said transistors has its base coupled to the collector of the other transistor, e.g. silicon controlled rectifier [SCR] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0292—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using a specific configuration of the conducting means connecting the protective devices, e.g. ESD buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0641—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
- H01L27/0647—Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. vertical bipolar transistor and bipolar lateral transistor and resistor
- H01L27/067—Lateral bipolar transistor in combination with diodes, or capacitors, or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/083—Anode or cathode regions of thyristors or gated bipolar-mode devices
- H01L29/0834—Anode regions of thyristors or gated bipolar-mode devices, e.g. supplementary regions surrounding anode regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/083—Anode or cathode regions of thyristors or gated bipolar-mode devices
- H01L29/0839—Cathode regions of thyristors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/74—Thyristor-type devices, e.g. having four-zone regenerative action
- H01L29/7436—Lateral thyristors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/8613—Mesa PN junction diodes
Abstract
一種靜電放電保護元件,包括沿著第一方向排列的矽控整流器與二極體串。矽控整流器包括彼此分離設置的陽極與陰極。陽極與陰極分別包括多個摻雜區。陽極中的摻雜區沿著第二方向排列。陰極中的摻雜區沿著第二方向排列。第一方向與第二方向相交。
Description
本發明是有關於一種半導體結構,且特別是有關於一種靜電放電保護元件。
靜電放電(electrostatic discharge,ESD)是電荷在非導體或未接地的導體上累積後,經由放電路徑,在短時間內快速移動放電的現象。靜電放電會造成積體電路中的電路損害,故通常會在半導體元件內設置靜電放電保護元件,以防止靜電放電所造成的損害。
然而,現有的靜電放電保護元件的佈局面積較大,因此如何有效地降低靜電放電保護元件的佈局面積為目前亟待解決的問題。
本發明提供一種靜電放電保護元件,其面積可大幅地降低。
本發明提出一種靜電放電保護元件,包括沿著第一方向排列的矽控整流器與二極體串。矽控整流器包括彼此分離設置的陽極與陰極。陽極與陰極分別包括多個摻雜區。陽極中的摻雜區沿著第二方向排列。陰極中的摻雜區沿著第二方向排列。第一方向與第二方向相交。
依照本發明的一實施例所述,在上述靜電放電保護元件中,陽極可位於陰極與二極體串之間。
依照本發明的一實施例所述,在上述靜電放電保護元件中,陽極中的摻雜區可彼此分離設置,且陰極中的摻雜區可彼此分離設置。
依照本發明的一實施例所述,在上述靜電放電保護元件中,陽極中的摻雜區可包括至少一個第一N型摻雜區與至少一個第一P型摻雜區。陰極中的摻雜區可包括至少一個第二N型摻雜區與至少一個第二P型摻雜區。
依照本發明的一實施例所述,在上述靜電放電保護元件中,第一N型摻雜區與第一P型摻雜區可彼此耦接。第二N型摻雜區與第二P型摻雜區可彼此耦接。
依照本發明的一實施例所述,在上述靜電放電保護元件中,在陽極中,第一P型摻雜區的總面積可大於第一N型摻雜區的總面積。
依照本發明的一實施例所述,在上述靜電放電保護元件中,在陽極中,第一P型摻雜區的總面積佔第一N型摻雜區與第一P型摻雜區的總面積的比例可為大於50%且小於等於70%。
依照本發明的一實施例所述,在上述靜電放電保護元件中,在陰極中,第二N型摻雜區的總面積可大於第二P型摻雜區的總面積。
依照本發明的一實施例所述,在上述靜電放電保護元件中,在陰極中,第二N型摻雜區的總面積佔第二N型摻雜區與第二P型摻雜區的總面積的比例可為大於50%且小於等於70%。
依照本發明的一實施例所述,在上述靜電放電保護元件中,矽控整流器更可包括N型井區與P型井區。陽極中的摻雜區位於N型井區中。陰極中的摻雜區位於P型井區中。
依照本發明的一實施例所述,在上述靜電放電保護元件中,二極體串可包括串接的多個二極體。二極體沿著第二方向排列。
依照本發明的一實施例所述,在上述靜電放電保護元件中,二極體分別可包括N型摻雜區與P型摻雜區。
依照本發明的一實施例所述,在上述靜電放電保護元件中,N型摻雜區與P型摻雜區可彼此分離設置。
依照本發明的一實施例所述,在上述靜電放電保護元件中,二極體串更可包括多個N型井區。二極體分別可位於N型井區中。
依照本發明的一實施例所述,在上述靜電放電保護元件中,矽控整流器可與二極體串耦接。
依照本發明的一實施例所述,在上述靜電放電保護元件中,矽控整流器的陽極可耦接於二極體串的輸入端。矽控整流器的陰極可耦接於二極體串的輸出端。
本發明提出另一種靜電放電保護元件,包括沿著第一方向排列的矽控整流器與二極體串。二極體串包括串接的多個二極體。二極體沿著第二方向排列。第一方向與第二方向相交。
依照本發明的另一實施例所述,在上述靜電放電保護元件中,二極體分別可包括N型摻雜區與P型摻雜區。
依照本發明的另一實施例所述,在上述靜電放電保護元件中,二極體串更可包括多個N型井區。二極體分別位於N型井區中。
依照本發明的另一實施例所述,在上述靜電放電保護元件中,矽控整流器可與二極體串耦接。
基於上述,在本發明一實施例所提出的靜電放電保護元件中,矽控整流器與二極體串沿著第一方向排列。在矽控整流器中,陽極中的摻雜區沿著第二方向排列,陰極中的摻雜區沿著第二方向排列,且第一方向與第二方向相交。藉此,靜電放電保護元件的佈局面積可大幅地降低,進而可具有較佳的靜電放電保護效能。
此外,在本發明另一實施例所提出的靜電放電保護元件中,矽控整流器與二極體串沿著第一方向排列。二極體串中的二極體沿著第二方向排列,且第一方向與第二方向相交。藉此,靜電放電保護元件的佈局面積可大幅地降低,進而可具有較佳的靜電放電保護效能。
為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。
圖1為本發明一實施例的靜電放電保護元件的上視圖。在圖1中,為了清楚地說明構件之間的關係,因而未繪示出隔離結構與內連線結構。圖2為沿著圖1中的I-I’剖面線的靜電放電保護元件的剖面圖。
請參照圖1與圖2,靜電放電保護元件100,包括沿著第一方向D1排列的矽控整流器200與二極體串300。第一方向D1與第二方向D2相交。矽控整流器200與二極體串300可藉由隔離結構102而彼此分離設置。隔離結構102例如是淺溝渠隔離結構(shallow trench isolation,STI)。
矽控整流器200包括彼此分離設置的陽極202與陰極204,且更可包括N型井區206與P型井區208。陽極202可位於陰極204與二極體串300之間,但本發明並不以此為限。舉例來說,陽極202與陰極204可藉由隔離結構210而彼此分離設置。隔離結構210例如是淺溝渠隔離結構。
陽極202包括多個摻雜區(如,N型摻雜區202N與P型摻雜區202P)。陽極202中的摻雜區沿著第二方向D2排列,藉此可大幅地降低佈局面積。陽極202中的摻雜區可彼此分離設置。陽極202中的摻雜區可位於N型井區206中。舉例來說,陽極202中的摻雜區可包括至少一個N型摻雜區202N與至少一個P型摻雜區202P。在此實施例中,陽極202中的摻雜區是以包括一個N型摻雜區202N與一個P型摻雜區202P為例來進行說明,但本發明並不以此為限。在其他實施例中,所屬技術領域具有通常知識者可依照產品需求調整N型摻雜區202N與P型摻雜區202P的數量。
N型摻雜區202N與P型摻雜區202P沿著第二方向D2排列。N型摻雜區202N與P型摻雜區202P可位於N型井區206中。202PN型摻雜區202N與P型摻雜區202P可藉由隔離結構212而彼此分離設置。隔離結構212例如是淺溝渠隔離結構。此外,N型摻雜區202N與P型摻雜區202P可藉由內連線結構214而彼此耦接。內連線結構214可為導線、接觸窗(contact)、介層窗(via)或其組合。
在陽極202中,P型摻雜區202P的總面積可大於N型摻雜區202N的總面積。舉例來說,P型摻雜區202P的總面積佔N型摻雜區202N與P型摻雜區202P的總面積的比例可為大於50%且小於等於70%,例如是60%。
陰極204包括多個摻雜區(如,N型摻雜區204N與P型摻雜區204P)。陰極204中的摻雜區沿著第二方向D2排列,藉此可大幅地降低佈局面積。陰極204中的摻雜區可彼此分離設置。陰極204中的摻雜區可位於P型井區208中。舉例來說,陰極204中的摻雜區可包括至少一個N型摻雜區204N與至少一個P型摻雜區204P。在此實施例中,陰極204中的摻雜區是以包括一個N型摻雜區204N與兩個P型摻雜區204P為例來進行說明,但本發明並不以此為限。在其他實施例中,所屬技術領域具有通常知識者可依照產品需求調整N型摻雜區204N與P型摻雜區204P的數量。
N型摻雜區204N與P型摻雜區204P沿著第二方向D2排列。N型摻雜區204N與P型摻雜區204P可位於P型井區208中。N型摻雜區204N與P型摻雜區204P可藉由隔離結構216而彼此分離設置。隔離結構216例如是淺溝渠隔離結構。此外,N型摻雜區204N與P型摻雜區204P可藉由內連線結構218而彼此耦接。內連線結構218可為導線、接觸窗、介層窗或其組合。
在陰極204中,N型摻雜區204N的總面積可大於P型摻雜區204P的總面積。舉例來說,N型摻雜區204N的總面積佔N型摻雜區204N與P型摻雜區204P的總面積的比例可為大於50%且小於等於70%,例如是60%。
二極體串300可包括串接的二極體302a~302e,且更可包括多個N型井區304。二極體302a~302e分別可位於N型井區304中。二極體302a~302e沿著第二方向D2排列。二極體302a~302e可藉由隔離結構306而彼此隔離設置。隔離結構306例如是淺溝渠隔離結構。在此實施例中,二極體串300中的二極體數量是以五個為例來進行說明,但本發明並不以此為限。只要二極體串300包括多個串接的二極體即屬於本發明所主張的範圍。
二極體302a~302e分別可包括N型摻雜區308N與P型摻雜區308P。在二極體串300的二極體302a~302e中,位於二極體串300的輸出端的二極體302e可具有最大的面積。N型摻雜區308N與P型摻雜區308P分別可位於N型井區304中。二極體302a~302e的串接方法例如是藉由內連線結構310而彼此耦接。舉例來說,可藉由內連線結構310將二極體302a中的摻雜區308N與二極體302b中的摻雜區308P進行耦接,而使得二極體302a與二極體302b彼此串接。內連線結構310可為導線、接觸窗、介層窗或其組合。N型摻雜區308N與P型摻雜區308P可藉由隔離結構312而彼此分離設置。隔離結構312例如是淺溝渠隔離結構。
矽控整流器200可與二極體串300耦接。矽控整流器200的陽極202可耦接於二極體串300的輸入端(如,二極體302a的P型摻雜區308P)。矽控整流器200的陰極204可耦接於二極體串300的輸出端(如,二極體302e的N型摻雜區308N)。舉例來說,矽控整流器200的陽極202可藉由內連線結構104耦接於二極體302a的P型摻雜區308P(二極體串300的輸入端),且矽控整流器200的陰極204可藉由內連線結構106耦接於二極體302e的N型摻雜區308N(二極體串300的輸出端)。內連線結構104、106分別可為導線、接觸窗、介層窗或其組合。
在此實施例中,靜電放電保護元件100是以同時採用上述矽控整流器200的佈局方式與上述二極體串300的佈局方式為例來進行說明,然而本發明並不以此為限。在其他實施例中,只要靜電放電保護元件採用上述矽控整流器200的佈局方式與上述二極體串300的佈局方式中的至少一者,即可達成降低佈局面積的目的,且屬於本發明所主張的範圍。
基於上述實施例可知,在本發明一實施例所提出的靜電放電保護元件100中,矽控整流器200與二極體串300沿著第一方向D1排列。在矽控整流器200中,陽極202中的摻雜區沿著第二方向D2排列,陰極204中的摻雜區沿著第二方向D2排列,且第一方向D1與第二方向D2相交。藉此,靜電放電保護元件100的佈局面積可大幅地降低,進而可具有較佳的靜電放電保護效能。
此外,在本發明另一實施例所提出的靜電放電保護元件100中,矽控整流器200與二極體串300沿著第一方向D1排列。二極體串300中的二極體沿著第二方向D2排列,且第一方向D1與第二方向D2相交。藉此,靜電放電保護元件100的佈局面積可大幅地降低,進而可具有較佳的靜電放電保護效能。
另外,在本發明另一實施例所提出的靜電放電保護元件100中,亦可同時採用上述矽控整流器200的佈局方式與上述二極體串300的佈局方式,藉此可更進一步地降低靜電放電保護元件100的佈局面積,且可進一步地提升靜電放電保護效能。
綜上所述,上述實施例的靜電放電保護元件可藉由特定的佈局方式來降低佈局面積,進而可提升靜電放電保護效能。
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許的更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。
100‧‧‧靜電放電保護元件
102、210、212、216、306、312‧‧‧隔離結構
104、106、214、218、310‧‧‧內連線結構
200‧‧‧矽控整流器
202‧‧‧陽極
202N、204N、308N‧‧‧N型摻雜區
202P、204P、308P‧‧‧P型摻雜區
204‧‧‧陰極
206、304‧‧‧N型井區
208‧‧‧P型井區
300‧‧‧二極體串
302a~302e‧‧‧二極體
圖1為本發明一實施例的靜電放電保護元件的上視圖。 圖2為沿著圖1中的I-I’剖面線的靜電放電保護元件的剖面圖。
Claims (20)
- 一種靜電放電保護元件,包括沿著第一方向排列的矽控整流器與二極體串,其中 所述矽控整流器包括彼此分離設置的陽極與陰極, 所述陽極與所述陰極分別包括多個摻雜區, 所述陽極中的所述多個摻雜區沿著第二方向排列, 所述陰極中的所述多個摻雜區沿著所述第二方向排列,且 所述第一方向與所述第二方向相交。
- 如申請專利範圍第1項所述的靜電放電保護元件,其中所述陽極位於所述陰極與所述二極體串之間。
- 如申請專利範圍第1項所述的靜電放電保護元件,其中所述陽極中的所述多個摻雜區彼此分離設置,且所述陰極中的所述多個摻雜區彼此分離設置。
- 如申請專利範圍第1項所述的靜電放電保護元件,其中 所述陽極中的所述多個摻雜區包括至少一個第一N型摻雜區與至少一個第一P型摻雜區,且 所述陰極中的所述多個摻雜區包括至少一個第二N型摻雜區與至少一個第二P型摻雜區。
- 如申請專利範圍第4項所述的靜電放電保護元件,其中所述至少一個第一N型摻雜區與所述至少一個第一P型摻雜區彼此耦接,且所述至少一個第二N型摻雜區與所述至少一個第二P型摻雜區彼此耦接。
- 如申請專利範圍第4項所述的靜電放電保護元件,其中在所述陽極中,所述至少一個第一P型摻雜區的總面積大於所述至少一個第一N型摻雜區的總面積。
- 如申請專利範圍第6項所述的靜電放電保護元件,其中在所述陽極中,所述至少一個第一P型摻雜區的總面積佔所述至少一個第一N型摻雜區與所述至少一個第一P型摻雜區的總面積的比例為大於50%且小於等於70%。
- 如申請專利範圍第4項所述的靜電放電保護元件,其中在所述陰極中,所述至少一個第二N型摻雜區的總面積大於所述至少一個第二P型摻雜區的總面積。
- 如申請專利範圍第8項所述的靜電放電保護元件,其中在所述陰極中,所述至少一個第二N型摻雜區的總面積佔所述至少一個第二N型摻雜區與所述至少一個第二P型摻雜區的總面積的比例為大於50%且小於等於70%。
- 如申請專利範圍第1項所述的靜電放電保護元件,其中所述矽控整流器更包括: N型井區,其中所述陽極中的所述多個摻雜區位於所述N型井區中;以及 P型井區,其中所述陰極中的所述多個摻雜區位於所述P型井區中。
- 如申請專利範圍第1項所述的靜電放電保護元件,其中所述二極體串包括串接的多個二極體,其中所述多個二極體沿著第二方向排列。
- 如申請專利範圍第11項所述的靜電放電保護元件,其中所述多個二極體分別包括N型摻雜區與P型摻雜區。
- 如申請專利範圍第12項所述的靜電放電保護元件,其中所述N型摻雜區與P型摻雜區彼此分離設置。
- 如申請專利範圍第11項所述的靜電放電保護元件,其中所述二極體串更包括多個N型井區,其中所述多個二極體分別位於所述多個N型井區中。
- 如申請專利範圍第1項所述的靜電放電保護元件,其中所述矽控整流器與所述二極體串耦接。
- 如申請專利範圍第15項所述的靜電放電保護元件,其中所述矽控整流器的所述陽極耦接於所述二極體串的輸入端,且所述矽控整流器的所述陰極耦接於所述二極體串的輸出端。
- 一種靜電放電保護元件,包括沿著第一方向排列的矽控整流器與二極體串,其中 所述二極體串包括串接的多個二極體, 所述多個二極體沿著第二方向排列,且 所述第一方向與所述第二方向相交。
- 如申請專利範圍第17項所述的靜電放電保護元件,其中所述多個二極體分別包括N型摻雜區與P型摻雜區。
- 如申請專利範圍第17項所述的靜電放電保護元件,其中所述二極體串更包括多個N型井區,其中所述多個二極體分別位於所述多個N型井區中。
- 如申請專利範圍第17項所述的靜電放電保護元件,其中所述矽控整流器與所述二極體串耦接。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107105108A TWI661530B (zh) | 2018-02-13 | 2018-02-13 | 靜電放電保護元件 |
CN201810181933.3A CN110164848B (zh) | 2018-02-13 | 2018-03-06 | 静电放电保护元件 |
US15/975,791 US10361187B1 (en) | 2018-02-13 | 2018-05-10 | Electrostatic discharge protection device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107105108A TWI661530B (zh) | 2018-02-13 | 2018-02-13 | 靜電放電保護元件 |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI661530B TWI661530B (zh) | 2019-06-01 |
TW201935656A true TW201935656A (zh) | 2019-09-01 |
Family
ID=67300591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW107105108A TWI661530B (zh) | 2018-02-13 | 2018-02-13 | 靜電放電保護元件 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10361187B1 (zh) |
CN (1) | CN110164848B (zh) |
TW (1) | TWI661530B (zh) |
Family Cites Families (108)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5465189A (en) * | 1990-03-05 | 1995-11-07 | Texas Instruments Incorporated | Low voltage triggering semiconductor controlled rectifiers |
DE69211790T2 (de) * | 1991-08-27 | 1996-11-07 | At & T Corp | Gleichtaktüberspannungsschutzschaltung |
US5272371A (en) * | 1991-11-19 | 1993-12-21 | Sgs-Thomson Microelectronics, Inc. | Electrostatic discharge protection structure |
US5591661A (en) * | 1992-04-07 | 1997-01-07 | Shiota; Philip | Method for fabricating devices for electrostatic discharge protection and voltage references, and the resulting structures |
US5272097A (en) * | 1992-04-07 | 1993-12-21 | Philip Shiota | Method for fabricating diodes for electrostatic discharge protection and voltage references |
US5400202A (en) * | 1992-06-15 | 1995-03-21 | Hewlett-Packard Company | Electrostatic discharge protection circuit for integrated circuits |
US5452171A (en) * | 1992-06-15 | 1995-09-19 | Hewlett-Packard Company | Electrostatic discharge protection circuit for integrated circuits |
US5430595A (en) * | 1993-10-15 | 1995-07-04 | Intel Corporation | Electrostatic discharge protection circuit |
US5561577A (en) * | 1994-02-02 | 1996-10-01 | Hewlett-Packard Company | ESD protection for IC's |
US5550699A (en) * | 1994-08-15 | 1996-08-27 | Hewlett-Packard Co. | Hot plug tolerant ESD protection for an IC |
US5625522A (en) * | 1994-08-29 | 1997-04-29 | Cypress Semiconductor Corp. | Apparatus for smart power supply ESD protection structure |
US5907462A (en) * | 1994-09-07 | 1999-05-25 | Texas Instruments Incorporated | Gate coupled SCR for ESD protection circuits |
US5610425A (en) * | 1995-02-06 | 1997-03-11 | Motorola, Inc. | Input/output electrostatic discharge protection circuit for an integrated circuit |
US5754380A (en) * | 1995-04-06 | 1998-05-19 | Industrial Technology Research Institute | CMOS output buffer with enhanced high ESD protection capability |
US5671111A (en) * | 1995-10-30 | 1997-09-23 | Motorola, Inc. | Apparatus for electro-static discharge protection in a semiconductor device |
US6125021A (en) * | 1996-04-30 | 2000-09-26 | Texas Instruments Incorporated | Semiconductor ESD protection circuit |
US5728612A (en) * | 1996-07-19 | 1998-03-17 | Lsi Logic Corporation | Method for forming minimum area structures for sub-micron CMOS ESD protection in integrated circuit structures without extra implant and mask steps, and articles formed thereby |
US5781388A (en) * | 1996-09-03 | 1998-07-14 | Motorola, Inc. | Non-breakdown triggered electrostatic discharge protection circuit for an integrated circuit and method therefor |
US5877927A (en) * | 1996-10-01 | 1999-03-02 | Intel Corporation | Method and apparatus for providing electrostatic discharge protection for high voltage inputs |
US5821572A (en) * | 1996-12-17 | 1998-10-13 | Symbios, Inc. | Simple BICMOS process for creation of low trigger voltage SCR and zener diode pad protection |
US5780905A (en) * | 1996-12-17 | 1998-07-14 | Texas Instruments Incorporated | Asymmetrical, bidirectional triggering ESD structure |
US5872378A (en) * | 1997-04-07 | 1999-02-16 | International Business Machines Corporation | Dual thin oxide ESD network for nonvolatile memory applications |
US6002567A (en) * | 1997-10-17 | 1999-12-14 | Lsi Logic Corporation | ESD protection for high voltage level input for analog application |
US5978192A (en) * | 1997-11-05 | 1999-11-02 | Harris Corporation | Schmitt trigger-configured ESD protection circuit |
TW373316B (en) * | 1998-01-09 | 1999-11-01 | Winbond Electronic Corp | Electrostatic discharge protect circuit having erasable coding ROM device |
US5959488A (en) * | 1998-01-24 | 1999-09-28 | Winbond Electronics Corp. | Dual-node capacitor coupled MOSFET for improving ESD performance |
US5959821A (en) * | 1998-07-02 | 1999-09-28 | Xilinx, Inc. | Triple-well silicon controlled rectifier with dynamic holding voltage |
US6233130B1 (en) * | 1998-07-30 | 2001-05-15 | Winbond Electronics Corp. | ESD Protection device integrated with SCR |
US5982601A (en) * | 1998-07-30 | 1999-11-09 | Winbond Electronics Corp. | Direct transient-triggered SCR for ESD protection |
US6304127B1 (en) * | 1998-07-30 | 2001-10-16 | Winbond Electronics Corp. | Negative-voltage-trigger SCR with a stack-gate ESD transient switch |
US6069782A (en) * | 1998-08-26 | 2000-05-30 | Integrated Device Technology, Inc. | ESD damage protection using a clamp circuit |
US6157530A (en) * | 1999-01-04 | 2000-12-05 | International Business Machines Corporation | Method and apparatus for providing ESD protection |
US6411485B1 (en) * | 1999-11-04 | 2002-06-25 | United Microelectrics Corp. | Electrostatic discharge protection circuit for multi-voltage power supply circuit |
WO2002075891A1 (en) | 2001-03-16 | 2002-09-26 | Sarnoff Corporation | Electrostatic discharge protection structures for high speed technologies with mixed and ultra-low voltage supplies |
JP4008744B2 (ja) * | 2002-04-19 | 2007-11-14 | 株式会社東芝 | 半導体装置 |
US7285458B2 (en) * | 2004-02-11 | 2007-10-23 | Chartered Semiconductor Manufacturing Ltd. | Method for forming an ESD protection circuit |
DE102004009981B4 (de) * | 2004-03-01 | 2005-12-29 | Infineon Technologies Ag | ESD-Schutzschaltkreis mit Kollektorstrom-gesteuerter Zündung für eine monolithisch integrierte Schaltung |
JP3825785B2 (ja) * | 2004-03-25 | 2006-09-27 | 株式会社東芝 | 半導体装置 |
US7773442B2 (en) * | 2004-06-25 | 2010-08-10 | Cypress Semiconductor Corporation | Memory cell array latchup prevention |
US9842629B2 (en) * | 2004-06-25 | 2017-12-12 | Cypress Semiconductor Corporation | Memory cell array latchup prevention |
US7027278B1 (en) * | 2004-07-22 | 2006-04-11 | National Semiconductor Corporation | Stacked high-voltage ESD protection clamp with triggering voltage circuit control |
DE102004050665A1 (de) * | 2004-10-18 | 2006-05-04 | Mk-Elektronik-Gmbh | Elektronikstromversorgung |
US7408754B1 (en) * | 2004-11-18 | 2008-08-05 | Altera Corporation | Fast trigger ESD device for protection of integrated circuits |
US7342281B2 (en) * | 2004-12-14 | 2008-03-11 | Electronics And Telecommunications Research Institute | Electrostatic discharge protection circuit using triple welled silicon controlled rectifier |
JP4504850B2 (ja) * | 2005-03-17 | 2010-07-14 | パナソニック株式会社 | 半導体集積回路装置 |
JP2008535268A (ja) | 2005-03-30 | 2008-08-28 | サーノフ ヨーロッパ ベーファウベーアー | シリコン制御整流素子に基づいた半導体デバイス |
US7791851B1 (en) * | 2006-01-24 | 2010-09-07 | Cypress Semiconductor Corporation | Cascode combination of low and high voltage transistors for electrostatic discharge circuit |
US7385793B1 (en) * | 2006-01-24 | 2008-06-10 | Cypress Semiconductor Corporation | Cascode active shunt gate oxide project during electrostatic discharge event |
US7709896B2 (en) * | 2006-03-08 | 2010-05-04 | Infineon Technologies Ag | ESD protection device and method |
KR100895431B1 (ko) * | 2006-06-30 | 2009-05-07 | 주식회사 하이닉스반도체 | 정전기 방전 보호 장치 |
US8120887B2 (en) * | 2007-02-28 | 2012-02-21 | Alpha & Omega Semiconductor, Ltd. | MOS transistor triggered transient voltage suppressor to provide circuit protection at a lower voltage |
US7859807B2 (en) * | 2007-03-22 | 2010-12-28 | Realtek Semiconductor Corp. | ESD protection circuit and method thereof |
US7714356B2 (en) * | 2007-10-31 | 2010-05-11 | International Business Machines Corporation | Design structure for uniform triggering of multifinger semiconductor devices with tunable trigger voltage |
US7826185B2 (en) * | 2007-03-28 | 2010-11-02 | International Business Machines Corporation | Structure and circuit technique for uniform triggering of multifinger semiconductor devices with tunable trigger voltage |
US7672101B2 (en) * | 2007-09-10 | 2010-03-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | ESD protection circuit and method |
US7800128B2 (en) * | 2008-06-12 | 2010-09-21 | Infineon Technologies Ag | Semiconductor ESD device and method of making same |
US8247839B2 (en) * | 2008-07-09 | 2012-08-21 | Sofics Bvba | ESD protection device with increased holding voltage during normal operation |
US7888704B2 (en) * | 2008-08-15 | 2011-02-15 | System General Corp. | Semiconductor device for electrostatic discharge protection |
US8283698B2 (en) * | 2009-04-15 | 2012-10-09 | Sofics Bvba | Electrostatic discharge protection |
TWI379398B (en) * | 2009-05-20 | 2012-12-11 | Ind Tech Res Inst | Electrostatic discharge clamp circuit |
US8693149B2 (en) * | 2009-05-20 | 2014-04-08 | Semiconductor Components Industries, Llc. | Transient suppression device and method therefor |
US9520486B2 (en) * | 2009-11-04 | 2016-12-13 | Analog Devices, Inc. | Electrostatic protection device |
US8427796B2 (en) * | 2010-01-19 | 2013-04-23 | Qualcomm, Incorporated | High voltage, high frequency ESD protection circuit for RF ICs |
US8368116B2 (en) * | 2010-06-09 | 2013-02-05 | Analog Devices, Inc. | Apparatus and method for protecting electronic circuits |
US8432651B2 (en) * | 2010-06-09 | 2013-04-30 | Analog Devices, Inc. | Apparatus and method for electronic systems reliability |
US8665571B2 (en) * | 2011-05-18 | 2014-03-04 | Analog Devices, Inc. | Apparatus and method for integrated circuit protection |
US8456785B2 (en) * | 2010-10-25 | 2013-06-04 | Infineon Technologies Ag | Semiconductor ESD device and method |
US8373956B2 (en) * | 2010-11-11 | 2013-02-12 | International Business Machines Corporation | Low leakage electrostatic discharge protection circuit |
US10199482B2 (en) * | 2010-11-29 | 2019-02-05 | Analog Devices, Inc. | Apparatus for electrostatic discharge protection |
US8467162B2 (en) * | 2010-12-30 | 2013-06-18 | United Microelectronics Corp. | ESD protection circuit and ESD protection device thereof |
US8466489B2 (en) * | 2011-02-04 | 2013-06-18 | Analog Devices, Inc. | Apparatus and method for transient electrical overstress protection |
US8592860B2 (en) * | 2011-02-11 | 2013-11-26 | Analog Devices, Inc. | Apparatus and method for protection of electronic circuits operating under high stress conditions |
TWI469306B (zh) * | 2011-04-29 | 2015-01-11 | Faraday Tech Corp | 靜電放電保護電路 |
US8675322B2 (en) * | 2011-05-11 | 2014-03-18 | Macronix International Co., Ltd. | Electrostatic discharge protection device |
US8680620B2 (en) * | 2011-08-04 | 2014-03-25 | Analog Devices, Inc. | Bi-directional blocking voltage protection devices and methods of forming the same |
TWI490982B (zh) | 2011-08-16 | 2015-07-01 | Maxchip Electronics Corp | 半導體結構及其製造方法 |
TWI449151B (zh) * | 2011-10-05 | 2014-08-11 | Faraday Tech Corp | 靜電放電保護裝置 |
TWI435432B (zh) * | 2011-11-25 | 2014-04-21 | Macronix Int Co Ltd | 靜電放電保護元件 |
US8947841B2 (en) * | 2012-02-13 | 2015-02-03 | Analog Devices, Inc. | Protection systems for integrated circuits and methods of forming the same |
US8829570B2 (en) * | 2012-03-09 | 2014-09-09 | Analog Devices, Inc. | Switching device for heterojunction integrated circuits and methods of forming the same |
US8946822B2 (en) * | 2012-03-19 | 2015-02-03 | Analog Devices, Inc. | Apparatus and method for protection of precision mixed-signal electronic circuits |
US8610169B2 (en) * | 2012-05-21 | 2013-12-17 | Nanya Technology Corporation | Electrostatic discharge protection circuit |
US8929039B2 (en) * | 2012-05-24 | 2015-01-06 | International Business Machines Corporation | Silicon controlled rectifier (SCR) clamp including metal insulator transition (MIT) resistor |
US8610251B1 (en) * | 2012-06-01 | 2013-12-17 | Analog Devices, Inc. | Low voltage protection devices for precision transceivers and methods of forming the same |
US8637899B2 (en) * | 2012-06-08 | 2014-01-28 | Analog Devices, Inc. | Method and apparatus for protection and high voltage isolation of low voltage communication interface terminals |
US8796729B2 (en) * | 2012-11-20 | 2014-08-05 | Analog Devices, Inc. | Junction-isolated blocking voltage devices with integrated protection structures and methods of forming the same |
US9123540B2 (en) * | 2013-01-30 | 2015-09-01 | Analog Devices, Inc. | Apparatus for high speed signal processing interface |
US9006781B2 (en) * | 2012-12-19 | 2015-04-14 | Analog Devices, Inc. | Devices for monolithic data conversion interface protection and methods of forming the same |
US8860080B2 (en) * | 2012-12-19 | 2014-10-14 | Analog Devices, Inc. | Interface protection device with integrated supply clamp and method of forming the same |
CN103904076B (zh) * | 2012-12-28 | 2016-09-21 | 旺宏电子股份有限公司 | 静电放电保护电路 |
TWI497684B (zh) * | 2013-01-14 | 2015-08-21 | Macronix Int Co Ltd | 靜電放電保護電路 |
US9275991B2 (en) * | 2013-02-13 | 2016-03-01 | Analog Devices, Inc. | Apparatus for transceiver signal isolation and voltage clamp |
US9147677B2 (en) * | 2013-05-16 | 2015-09-29 | Analog Devices Global | Dual-tub junction-isolated voltage clamp devices for protecting low voltage circuitry connected between high voltage interface pins and methods of forming the same |
US9171832B2 (en) * | 2013-05-24 | 2015-10-27 | Analog Devices, Inc. | Analog switch with high bipolar blocking voltage in low voltage CMOS process |
US9054521B2 (en) * | 2013-06-25 | 2015-06-09 | Hong Kong Applied Science & Technology Research Institute Company, Ltd. | Electro-static-discharge (ESD) protection structure with stacked implant junction transistor and parallel resistor and diode paths to lower trigger voltage and raise holding volatge |
US9594172B1 (en) * | 2013-09-09 | 2017-03-14 | The United States Of America, As Represented By The Secretary Of The Navy | Solid-state spark chamber for detection of radiation |
US9685431B2 (en) * | 2013-09-27 | 2017-06-20 | Sofics Bvba | Semiconductor device for electrostatic discharge protection |
US9438033B2 (en) * | 2013-11-19 | 2016-09-06 | Analog Devices, Inc. | Apparatus and method for protecting RF and microwave integrated circuits |
US9484739B2 (en) * | 2014-09-25 | 2016-11-01 | Analog Devices Global | Overvoltage protection device and method |
US9478608B2 (en) * | 2014-11-18 | 2016-10-25 | Analog Devices, Inc. | Apparatus and methods for transceiver interface overvoltage clamping |
US10068894B2 (en) * | 2015-01-12 | 2018-09-04 | Analog Devices, Inc. | Low leakage bidirectional clamps and methods of forming the same |
US10181719B2 (en) * | 2015-03-16 | 2019-01-15 | Analog Devices Global | Overvoltage blocking protection device |
US9673187B2 (en) * | 2015-04-07 | 2017-06-06 | Analog Devices, Inc. | High speed interface protection apparatus |
CN106298763B (zh) * | 2015-05-14 | 2019-05-21 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件和电子装置 |
KR102410020B1 (ko) * | 2015-12-21 | 2022-06-22 | 에스케이하이닉스 주식회사 | 낮은 트리거전압을 갖는 정전기 방전 보호 소자 |
US9831233B2 (en) * | 2016-04-29 | 2017-11-28 | Analog Devices Global | Apparatuses for communication systems transceiver interfaces |
CN106206569B (zh) * | 2016-08-12 | 2019-05-10 | 电子科技大学 | 一种基于埋层触发的低触发电压双向scr器件 |
US10249609B2 (en) * | 2017-08-10 | 2019-04-02 | Analog Devices, Inc. | Apparatuses for communication systems transceiver interfaces |
-
2018
- 2018-02-13 TW TW107105108A patent/TWI661530B/zh active
- 2018-03-06 CN CN201810181933.3A patent/CN110164848B/zh active Active
- 2018-05-10 US US15/975,791 patent/US10361187B1/en active Active
Also Published As
Publication number | Publication date |
---|---|
TWI661530B (zh) | 2019-06-01 |
CN110164848B (zh) | 2020-12-15 |
US20190252369A1 (en) | 2019-08-15 |
CN110164848A (zh) | 2019-08-23 |
US10361187B1 (en) | 2019-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9368486B2 (en) | Direct connected silicon controlled rectifier (SCR) having internal trigger | |
US9842833B2 (en) | Electrostatic discharge protection | |
TWI580001B (zh) | 靜電放電保護電路、結構及其製造方法 | |
US20120153437A1 (en) | Esd protection structure for 3d ic | |
US20030042498A1 (en) | Method of forming a substrate-triggered SCR device in CMOS technology | |
US20160020203A1 (en) | Electrostatic Discharge (ESD) Diode in FinFET Technology | |
TW201310602A (zh) | 靜電放電保護元件結構 | |
WO2021233083A1 (zh) | 用于esd保护的低功耗双向scr器件和静电防护电路 | |
US11239229B2 (en) | Self-biased bidirectional ESD protection circuit | |
US7772650B2 (en) | Layout structure of electrostatic discharge protection circuit | |
TW202010087A (zh) | 具有浮接基極之矽控整流器 | |
US10134726B2 (en) | Diode string implementation for electrostatic discharge protection | |
US10008492B2 (en) | Electrostatic discharge (ESD) protection device and method fabricating the ESD protection device | |
US10720420B2 (en) | Electrostatic discharge protection device | |
TWI661530B (zh) | 靜電放電保護元件 | |
US6972476B2 (en) | Diode and diode string structure | |
TWI682518B (zh) | 靜電放電防護元件 | |
US9245988B2 (en) | Electrostatic discharge protection device and electronic apparatus thereof | |
TWI649852B (zh) | 包含觸發電壓可調式疊接電晶體之esd保護電路及其形成方法 | |
JPH11251533A (ja) | 半導体集積回路装置及びその製造方法 | |
TWI509768B (zh) | 靜電放電保護電路 | |
TWI753751B (zh) | 靜電放電保護裝置及其操作方法 | |
Do et al. | A Study of Dual-Directional SCR with Low Dynamic Resistance and High Holding Voltage for Low-Voltage Application | |
TWI622155B (zh) | 靜電保護電路 |