TW201729539A - 功率閘控裝置及方法 - Google Patents

功率閘控裝置及方法 Download PDF

Info

Publication number
TW201729539A
TW201729539A TW105125839A TW105125839A TW201729539A TW 201729539 A TW201729539 A TW 201729539A TW 105125839 A TW105125839 A TW 105125839A TW 105125839 A TW105125839 A TW 105125839A TW 201729539 A TW201729539 A TW 201729539A
Authority
TW
Taiwan
Prior art keywords
voltage
transistor
inverter
rail
power
Prior art date
Application number
TW105125839A
Other languages
English (en)
Chinese (zh)
Inventor
正丕 金
金嵩瑞
金泰煥
Original Assignee
高通公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 高通公司 filed Critical 高通公司
Publication of TW201729539A publication Critical patent/TW201729539A/zh

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008Arrangements for reducing power consumption
    • H03K19/0016Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/693Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
  • Semiconductor Integrated Circuits (AREA)
TW105125839A 2015-09-08 2016-08-12 功率閘控裝置及方法 TW201729539A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/847,387 US20170070225A1 (en) 2015-09-08 2015-09-08 Power gating devices and methods

Publications (1)

Publication Number Publication Date
TW201729539A true TW201729539A (zh) 2017-08-16

Family

ID=56853814

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105125839A TW201729539A (zh) 2015-09-08 2016-08-12 功率閘控裝置及方法

Country Status (9)

Country Link
US (1) US20170070225A1 (enExample)
EP (1) EP3347989A1 (enExample)
JP (1) JP2018534806A (enExample)
KR (1) KR20180051592A (enExample)
CN (1) CN108028652A (enExample)
AU (1) AU2016320677A1 (enExample)
BR (1) BR112018004461A2 (enExample)
TW (1) TW201729539A (enExample)
WO (1) WO2017044249A1 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180127776A (ko) * 2017-05-22 2018-11-30 에스케이하이닉스 주식회사 전원 게이팅 회로를 포함하는 반도체 장치 및 이의 리페어 방법
US10312912B2 (en) * 2017-06-28 2019-06-04 Texas Instruments Incorporated Gate control for a tristate output buffer
US10529407B2 (en) * 2017-07-20 2020-01-07 Samsung Electronics Co., Ltd. Memory device including a plurality of power rails and method of operating the same
KR102652805B1 (ko) * 2018-03-12 2024-04-01 에스케이하이닉스 주식회사 파워 게이팅 회로 및 그 제어 시스템
US12217793B2 (en) 2021-11-16 2025-02-04 Samsung Electronics Co., Ltd. Data transfer circuits in nonvolatile memory devices and nonvolatile memory devices including the same
US12034442B2 (en) * 2022-09-20 2024-07-09 Cirrus Logic Inc. Configurable ground switch to support power delivery between two supply domains
US20250110538A1 (en) * 2023-09-28 2025-04-03 Advanced Micro Devices, Inc. Granular power gating override

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3721964A (en) * 1970-02-18 1973-03-20 Hewlett Packard Co Integrated circuit read only memory bit organized in coincident select structure
US5583457A (en) * 1992-04-14 1996-12-10 Hitachi, Ltd. Semiconductor integrated circuit device having power reduction mechanism
JP3725911B2 (ja) * 1994-06-02 2005-12-14 株式会社ルネサステクノロジ 半導体装置
JP3645593B2 (ja) * 1994-09-09 2005-05-11 株式会社ルネサステクノロジ 半導体集積回路装置
JPH09231756A (ja) * 1995-12-21 1997-09-05 Hitachi Ltd 半導体集積回路装置と半導体集積回路の動作方法及び半導体集積回路装置の回路接続検証方法
JP4390305B2 (ja) * 1999-01-04 2009-12-24 株式会社ルネサステクノロジ 半導体装置
US6977519B2 (en) * 2003-05-14 2005-12-20 International Business Machines Corporation Digital logic with reduced leakage
US7126370B2 (en) * 2004-10-28 2006-10-24 International Business Machines Corporation Power gating techniques able to have data retention and variability immunity properties
US20080197914A1 (en) * 2007-02-15 2008-08-21 Daniel Shimizu Dynamic leakage control using selective back-biasing
US8648654B1 (en) * 2012-09-25 2014-02-11 Arm Limited Integrated circuit and method for generating a layout of such an integrated circuit
EP2804313B1 (en) * 2013-05-17 2018-09-12 Nxp B.V. Transconductance amplifier

Also Published As

Publication number Publication date
AU2016320677A1 (en) 2018-02-15
KR20180051592A (ko) 2018-05-16
US20170070225A1 (en) 2017-03-09
JP2018534806A (ja) 2018-11-22
CN108028652A (zh) 2018-05-11
WO2017044249A1 (en) 2017-03-16
BR112018004461A2 (pt) 2018-09-25
EP3347989A1 (en) 2018-07-18

Similar Documents

Publication Publication Date Title
TW201729539A (zh) 功率閘控裝置及方法
CN104380605B (zh) 电平移位电路、半导体器件
US20120200345A1 (en) Integrated circuit having power gating function and semiconductor device including the same
TW201514991A (zh) 記憶體及其操作電壓開關電路的方法
US9564886B2 (en) Circuit and method for controlling operation voltage, and storage device
KR20140007464A (ko) 인에이블 회로를 구비하는 디바이스 및 시스템
TWI696999B (zh) 位準移位器與半導體裝置
TWI659424B (zh) 非揮發性半導體儲存裝置及其讀取方法
TWI472155B (zh) 電壓開關電路
US10311927B2 (en) Apparatuses and methods for providing word line voltages
US6930923B2 (en) Flash memory capable of utilizing one driving voltage output circuit to drive a plurality of word line drivers
JP5308721B2 (ja) レベルシフト回路
US8520465B2 (en) Semiconductor device
US7215178B2 (en) MOS type semiconductor integrated circuit device
CN111366874B (zh) 漏电检测电路、闪存存储器漏电检测装置和漏电检测方法
JP6030741B2 (ja) レベルシフト回路
WO2022198951A1 (zh) 字线驱动电路以及动态随机存储器
TWI704564B (zh) 記憶體裝置及其電源控制電路
US9093159B2 (en) Semiconductor memory device
US20250356886A1 (en) Circuit and method for power management
CN100416703C (zh) 半导体装置
US9070444B2 (en) Semiconductor memory device
US7602651B2 (en) Semiconductor integrated circuit device
US20090161399A1 (en) Super leakage current cut-off device for ternary content addressable memory
JP2003091995A (ja) 半導体記憶装置およびそのデータ読み出し方法