CN108028652A - 功率门控器件及方法 - Google Patents
功率门控器件及方法 Download PDFInfo
- Publication number
- CN108028652A CN108028652A CN201680051783.3A CN201680051783A CN108028652A CN 108028652 A CN108028652 A CN 108028652A CN 201680051783 A CN201680051783 A CN 201680051783A CN 108028652 A CN108028652 A CN 108028652A
- Authority
- CN
- China
- Prior art keywords
- voltage
- transistor
- rail
- inverter
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/847,387 US20170070225A1 (en) | 2015-09-08 | 2015-09-08 | Power gating devices and methods |
| US14/847,387 | 2015-09-08 | ||
| PCT/US2016/046815 WO2017044249A1 (en) | 2015-09-08 | 2016-08-12 | Power gating devices and methods |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108028652A true CN108028652A (zh) | 2018-05-11 |
Family
ID=56853814
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201680051783.3A Pending CN108028652A (zh) | 2015-09-08 | 2016-08-12 | 功率门控器件及方法 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US20170070225A1 (enExample) |
| EP (1) | EP3347989A1 (enExample) |
| JP (1) | JP2018534806A (enExample) |
| KR (1) | KR20180051592A (enExample) |
| CN (1) | CN108028652A (enExample) |
| AU (1) | AU2016320677A1 (enExample) |
| BR (1) | BR112018004461A2 (enExample) |
| TW (1) | TW201729539A (enExample) |
| WO (1) | WO2017044249A1 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20180127776A (ko) * | 2017-05-22 | 2018-11-30 | 에스케이하이닉스 주식회사 | 전원 게이팅 회로를 포함하는 반도체 장치 및 이의 리페어 방법 |
| US10312912B2 (en) * | 2017-06-28 | 2019-06-04 | Texas Instruments Incorporated | Gate control for a tristate output buffer |
| US10529407B2 (en) * | 2017-07-20 | 2020-01-07 | Samsung Electronics Co., Ltd. | Memory device including a plurality of power rails and method of operating the same |
| KR102652805B1 (ko) * | 2018-03-12 | 2024-04-01 | 에스케이하이닉스 주식회사 | 파워 게이팅 회로 및 그 제어 시스템 |
| US12217793B2 (en) | 2021-11-16 | 2025-02-04 | Samsung Electronics Co., Ltd. | Data transfer circuits in nonvolatile memory devices and nonvolatile memory devices including the same |
| US12034442B2 (en) * | 2022-09-20 | 2024-07-09 | Cirrus Logic Inc. | Configurable ground switch to support power delivery between two supply domains |
| US20250110538A1 (en) * | 2023-09-28 | 2025-04-03 | Advanced Micro Devices, Inc. | Granular power gating override |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010019502A1 (en) * | 1994-06-02 | 2001-09-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device having hierarchical power source arrangement |
| US20020000873A1 (en) * | 1999-01-04 | 2002-01-03 | Hiroaki Tanizaki | Semiconductor device having hierarchical power supply line structure improved in operating speed |
| US20060267629A1 (en) * | 2004-10-28 | 2006-11-30 | Subhrajit Bhattacharya | Power gating techniques able to have data retention and variability immunity properties |
| CN101689856A (zh) * | 2007-02-15 | 2010-03-31 | 先进微装置公司 | 使用选择性反向偏置的动态泄露控制 |
| CN104167997A (zh) * | 2013-05-17 | 2014-11-26 | Nxp股份有限公司 | 跨导放大器 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3721964A (en) * | 1970-02-18 | 1973-03-20 | Hewlett Packard Co | Integrated circuit read only memory bit organized in coincident select structure |
| US5583457A (en) * | 1992-04-14 | 1996-12-10 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
| JP3645593B2 (ja) * | 1994-09-09 | 2005-05-11 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
| JPH09231756A (ja) * | 1995-12-21 | 1997-09-05 | Hitachi Ltd | 半導体集積回路装置と半導体集積回路の動作方法及び半導体集積回路装置の回路接続検証方法 |
| US6977519B2 (en) * | 2003-05-14 | 2005-12-20 | International Business Machines Corporation | Digital logic with reduced leakage |
| US8648654B1 (en) * | 2012-09-25 | 2014-02-11 | Arm Limited | Integrated circuit and method for generating a layout of such an integrated circuit |
-
2015
- 2015-09-08 US US14/847,387 patent/US20170070225A1/en not_active Abandoned
-
2016
- 2016-08-12 BR BR112018004461A patent/BR112018004461A2/pt not_active Application Discontinuation
- 2016-08-12 JP JP2018511657A patent/JP2018534806A/ja active Pending
- 2016-08-12 WO PCT/US2016/046815 patent/WO2017044249A1/en not_active Ceased
- 2016-08-12 EP EP16760244.0A patent/EP3347989A1/en not_active Withdrawn
- 2016-08-12 KR KR1020187009917A patent/KR20180051592A/ko not_active Withdrawn
- 2016-08-12 AU AU2016320677A patent/AU2016320677A1/en not_active Abandoned
- 2016-08-12 TW TW105125839A patent/TW201729539A/zh unknown
- 2016-08-12 CN CN201680051783.3A patent/CN108028652A/zh active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20010019502A1 (en) * | 1994-06-02 | 2001-09-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit device having hierarchical power source arrangement |
| US20020000873A1 (en) * | 1999-01-04 | 2002-01-03 | Hiroaki Tanizaki | Semiconductor device having hierarchical power supply line structure improved in operating speed |
| US20060267629A1 (en) * | 2004-10-28 | 2006-11-30 | Subhrajit Bhattacharya | Power gating techniques able to have data retention and variability immunity properties |
| CN101689856A (zh) * | 2007-02-15 | 2010-03-31 | 先进微装置公司 | 使用选择性反向偏置的动态泄露控制 |
| CN104167997A (zh) * | 2013-05-17 | 2014-11-26 | Nxp股份有限公司 | 跨导放大器 |
Also Published As
| Publication number | Publication date |
|---|---|
| AU2016320677A1 (en) | 2018-02-15 |
| KR20180051592A (ko) | 2018-05-16 |
| US20170070225A1 (en) | 2017-03-09 |
| JP2018534806A (ja) | 2018-11-22 |
| TW201729539A (zh) | 2017-08-16 |
| WO2017044249A1 (en) | 2017-03-16 |
| BR112018004461A2 (pt) | 2018-09-25 |
| EP3347989A1 (en) | 2018-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108028652A (zh) | 功率门控器件及方法 | |
| KR101931408B1 (ko) | 레벨 시프트 회로, 반도체 장치 | |
| US20120200345A1 (en) | Integrated circuit having power gating function and semiconductor device including the same | |
| US9785601B2 (en) | System and method for reducing cross coupling effects | |
| US9330747B2 (en) | Non-volatile latch using spin-transfer torque memory device | |
| US9997227B2 (en) | Non-volatile ferroelectric logic with granular power-gating | |
| KR101154109B1 (ko) | 전압 스윙을 제어하는 회로 장치 및 방법 | |
| US9966956B2 (en) | Semiconductor integrated circuit device | |
| KR102504288B1 (ko) | 동적 전압/주파수 스케일링(dvfs) 스위치를 포함하는 메모리 장치 및 그 동작방법 | |
| KR20140022080A (ko) | 메모리에 대한 회로들 및 방법들 | |
| JP2009505588A (ja) | 漏れ電流を減少した集積回路 | |
| US20110133813A1 (en) | Analog switch with a low flatness operating characteristic | |
| US9054700B2 (en) | Apparatus and methods of driving signal for reducing the leakage current | |
| CN101149966A (zh) | 半导体存储器件 | |
| TWI694323B (zh) | 可重新配置的電壓調節器 | |
| US10535394B2 (en) | Memory device including dynamic voltage and frequency scaling switch and method of operating the same | |
| US10133285B2 (en) | Voltage droop control | |
| US8520465B2 (en) | Semiconductor device | |
| JP2019145979A (ja) | 半導体装置 | |
| US7215178B2 (en) | MOS type semiconductor integrated circuit device | |
| JP6030741B2 (ja) | レベルシフト回路 | |
| US6628552B1 (en) | Self-configuring input buffer on flash memories | |
| US9755617B2 (en) | Methods and apparatuses for driving a node to a pumped voltage | |
| JP2006216147A (ja) | 不揮発性メモリ回路 | |
| JP2016206818A (ja) | 電圧レギュレータ、半導体装置、及び電圧レギュレータの電圧生成方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20180511 |
|
| WD01 | Invention patent application deemed withdrawn after publication |