TW201535644A - 封裝堆疊結構及其製法 - Google Patents

封裝堆疊結構及其製法 Download PDF

Info

Publication number
TW201535644A
TW201535644A TW103107386A TW103107386A TW201535644A TW 201535644 A TW201535644 A TW 201535644A TW 103107386 A TW103107386 A TW 103107386A TW 103107386 A TW103107386 A TW 103107386A TW 201535644 A TW201535644 A TW 201535644A
Authority
TW
Taiwan
Prior art keywords
package
conductive
stack structure
metal
package substrate
Prior art date
Application number
TW103107386A
Other languages
English (en)
Other versions
TWI541966B (zh
Inventor
徐逐崎
王隆源
江政嘉
施嘉凱
黃淑惠
Original Assignee
矽品精密工業股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 矽品精密工業股份有限公司 filed Critical 矽品精密工業股份有限公司
Priority to TW103107386A priority Critical patent/TWI541966B/zh
Priority to CN201410089037.6A priority patent/CN104900596B/zh
Priority to US14/452,871 priority patent/US9343387B2/en
Publication of TW201535644A publication Critical patent/TW201535644A/zh
Application granted granted Critical
Publication of TWI541966B publication Critical patent/TWI541966B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/13186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16153—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
    • H01L2224/16155—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation
    • H01L2224/16168—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. being an insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
    • H01L2924/19103—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device interposed between the semiconductor or solid-state device and the die mounting substrate, i.e. chip-on-passive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/37—Effects of the manufacturing process
    • H01L2924/37001—Yield

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

一種封裝堆疊結構，係包括：具有複數導電凸塊之封裝基板、以及具有複數金屬柱之電子元件，該導電凸塊係具有金屬球與包覆該金屬球之銲錫材，且該些金屬柱對應結合該些導電凸塊，使該電子元件堆疊於該封裝基板上，並令該金屬柱與該導電凸塊形成導電元件，以藉由該金屬球與該金屬柱之對接，俾利於堆疊作業。本發明復提供該封裝堆疊結構之製法。

Description

封裝堆疊結構及其製法
本發明係有關一種封裝結構，尤指一種封裝堆疊結構及其製法。
隨著近年來可攜式電子產品的蓬勃發展，各類相關產品逐漸朝向高密度、高性能以及輕、薄、短、小之趨勢而走，各式樣封裝層疊(package on package，PoP)也因而配合推陳出新，以期能符合輕薄短小與高密度的要求。
如第1圖所示，係為習知封裝堆疊裝置1的剖視示意圖。如第1圖所示，該封裝堆疊裝置1包括兩相疊之封裝結構1a與另一封裝結構1b。
封裝結構1a係包含具有相對之第一及第二表面11a,11b之第一基板11、覆晶結合該第一基板11之第一電子元件10、設於該第一表面11a上之電性接觸墊111、形成於該第一基板11上以包覆該第一電子元件10之第一封裝膠體13、形成於該第一封裝膠體13之開孔130中之電性接觸墊111上之銲錫材114、以及設於該第二表面11b上用於結合銲球14之植球墊112。
另一封裝結構1b係包含第二基板12、以打線方式結合於該 第二基板12上之第二電子元件15a,15b、及形成於該第二基板12上以包覆該第二電子元件15a,15b之第二封裝膠體16，令該第二基板12藉由銲錫材114疊設且電性連接於該第一基板11之電性接觸墊111上。
惟，習知封裝堆疊裝置1中，由於該第一與第二基板11,12間係以銲錫材114作為支撐與電性連接之元件，而隨著電子產品的接點(即I/O)數量愈來愈多，在封裝件的尺寸大小不變的情況下，各該銲錫材114間的間距需縮小，致使容易發生橋接(bridge)的現象，因而造成產品良率過低及可靠度不佳等問題，致使無法用於更精密之細間距產品。
再者，因該銲錫材114於回銲後之體積及高度之公差大，即尺寸變異不易控制，致使不僅接點容易產生缺陷(例如，於回銲時，該銲錫材114會先變成軟塌狀態，同時於承受上方第二基板12的重量後，該銲錫材114容易塌扁變形，繼而與鄰近該銲錫材114橋接)，導致電性連接品質不良，且該銲錫材114所排列成之柵狀陣列(grid array)容易產生共面性(coplanarity)不良，導致接點應力(stress)不平衡而容易造成該兩封裝結構之間呈傾斜接置，甚至產生接點偏移之問題。
另外，該兩封裝結構之間僅藉由該銲錫材114作支撐，將因該兩封裝結構之間的空隙d過多，導致該第一與第二基板11,12容易發生翹曲(warpage)。
因此，如何克服習知技術中之種種問題，實已成目前亟欲解決的課題。
鑑於上述習知技術之種種缺失，本發明係提供一種封裝堆疊結構，係包括：封裝基板，係具有複數導電凸塊，該導電凸塊係具有金屬球與包覆該金屬球之銲錫材；以及電子元件，係具有複數金屬柱，且該些金屬柱對應結合該些導電凸塊，使該電子元件堆疊於該封裝基板上，並令該金屬柱與該導電凸塊形成導電元件。
本發明復提供一種封裝堆疊結構之製法，係包括：提供一封裝基板與一具有複數金屬柱之電子元件，該封裝基板上具有複數導電凸塊，該導電凸塊係具有金屬球與包覆該金屬球之銲錫材；以及對應結合該金屬柱與該導電凸塊，使該電子元件堆疊於該封裝基板上，令該金屬柱與該導電凸塊形成導電元件。
前述之封裝堆疊結構及其製法中，該導電凸塊復具有位於該金屬球中之絕緣體。
前述之封裝堆疊結構及其製法中，該電子元件係為另一封裝基板或半導體元件。
前述之封裝堆疊結構及其製法中，形成該導電元件後，該金屬柱係接觸該金屬球。
前述之封裝堆疊結構及其製法中，復包括設置半導體元件於該封裝基板上，且該半導體元件位於該電子元件與該封裝基板之間。又包括形成底膠於該封裝基板與該半導體元件之間。
前述之封裝堆疊結構及其製法中，復包括於對應結合該金屬柱與該導電凸塊之後，形成封裝材於該電子元件與該封裝基板之間，以包覆該些導電元件。
另外，前述之封裝堆疊結構及其製法中，復包括於對應結合該金屬柱與該導電凸塊之前，形成封裝材於該封裝基板上，以包 覆該些導電凸塊，再形成複數開口於該封裝材上，以令該些導電凸塊對應外露於該些開口。
由上可知，本發明之封裝堆疊結構及其製法，係藉由該金屬球與該金屬柱之對接，以利於堆疊作業，且藉由該金屬球與該金屬柱之尺寸變異易於控制，使其可克服堆疊結構間傾斜接置及接點偏移之問題。
再者，該電子元件與該封裝基板之間不僅藉由該導電元件作支撐，且藉由該封裝膠體填滿該電子元件與該封裝基板之間的空隙，故可避免該電子元件與該封裝基板發生翹曲。
1‧‧‧封裝堆疊裝置
1a、1b‧‧‧封裝結構
10‧‧‧第一電子元件
101、36‧‧‧底膠
11‧‧‧第一基板
11a、21a‧‧‧第一表面
11b、21b‧‧‧第二表面
111、211b、221b‧‧‧電性接觸墊
112、212‧‧‧植球墊
114、211‧‧‧銲錫材
12‧‧‧第二基板
13‧‧‧第一封裝膠體
130、213a、223a‧‧‧開孔
14、24‧‧‧銲球
15a、15b‧‧‧第二電子元件
16‧‧‧第二封裝膠體
2、3、3’‧‧‧封裝堆疊結構
20‧‧‧半導體元件
200、320‧‧‧電極墊
200a‧‧‧銲錫凸塊
21‧‧‧封裝基板
210a、210a’‧‧‧導電凸塊
210‧‧‧金屬球
210’‧‧‧絕緣體
211a、221a‧‧‧銲墊
213、223‧‧‧絕緣保護層
22、32‧‧‧電子元件
22a‧‧‧第三表面
22b‧‧‧第四表面
22c‧‧‧基材
220‧‧‧金屬柱
23‧‧‧導電元件
25、35‧‧‧封裝材
32a‧‧‧作用面
32b‧‧‧非作用面
350‧‧‧開口
d‧‧‧空隙
第1圖係為習知封裝堆疊裝置之製法的剖視示意圖；第2A至2E圖係為係為本發明之封裝堆疊結構之製法之第一實施例的剖視示意圖；其中，第2A’圖係為第2A圖之其它態樣；以及第3A至3B圖係為本發明之封裝堆疊結構3之製法之第二實施例的剖視示意圖；其中，第3A’及3B’圖係為第3A及3B圖之其它態樣。
以下藉由特定的具體實施例說明本發明之實施方式，熟悉此技藝之人士可由本說明書所揭示之內容輕易地瞭解本發明之其他優點及功效。
須知，本說明書所附圖式所繪示之結構、比例、大小等，均僅用以配合說明書所揭示之內容，以供熟悉此技藝之人士之瞭解與閱讀，並非用以限定本發明可實施之限定條件，故不具技術上 之實質意義，任何結構之修飾、比例關係之改變或大小之調整，在不影響本發明所能產生之功效及所能達成之目的下，均應仍落在本發明所揭示之技術內容得能涵蓋之範圍內。同時，本說明書中所引用之如“上”、“下”、“第一”、“第二”、“第三”、“第四”、及“一”等之用語，亦僅為便於敘述之明瞭，而非用以限定本發明可實施之範圍，其相對關係之改變或調整，在無實質變更技術內容下，當亦視為本發明可實施之範疇。
第2A至2E圖係為本發明之封裝堆疊結構2之製法之第一實施例的剖視示意圖。
如第2A圖所示，提供一封裝基板21，其上具有複數導電凸塊210a，該導電凸塊210a係具有金屬球210與包覆該金屬球210之銲錫材211，該銲錫材211利於後續之堆疊製程。
於本實施例中，該金屬球210之材質係為銅、錫鉛或錫銀，且於該金屬球210之材質係為銅時，該銲錫材211係為鎳錫，而於金屬球210之材質係為錫鉛或錫銀時，該銲錫材211係為與該金屬球210不同混合比例之錫鉛或錫銀。
再者，該封裝基板21具有相對之第一表面21a及第二表面21b，該第一表面21a上具有複數銲墊211a與複數電性接觸墊211b，且該第二表面21b上具有複數植球墊212，並於該封裝基板21之第一及第二表面21a,21b上具有例如防銲層之絕緣保護層213，該絕緣保護層213形成有複數開孔213a，以藉由該些開孔213a外露該些銲墊211a、電性接觸墊211b及植球墊212。
又，於該電性接觸墊211b之外露表面上形成該導電凸塊210a，且於該銲墊211a之外露表面上藉由銲錫凸塊200a設置一半 導體元件20，即該半導體元件20之電極墊200以覆晶方式電性連接該封裝基板21。其中，該半導體元件20係為主動元件或被動元件，並可使用複數個半導體元件20，且可選自主動元件、被動元件或其組合，該主動元件係例如：晶片，而該被動元件係例如：電阻、電容及電感。
另外，如第2A’圖所示，該導電凸塊210a’復具有埋於該金屬球210中之絕緣體210’，如塑膠球。
如第2B圖所示，提供一具有複數金屬柱220之電子元件22，且該金屬柱220之材質係為銅。
於本實施例中，該電子元件22係為封裝基板構形。具體地，提供一具有相對之第三表面22a及第四表面22b之基材22c，該第三表面22a上具有複數銲墊221a，且該第四表面22b上具有複數電性接觸墊221b，又該基材22c之第三及第四表面22a,22b上具有例如防銲層之絕緣保護層223，且該絕緣保護層223形成有複數開孔223a，以藉該些開孔223a外露該些銲墊221a及電性接觸墊221b。
再者，於該基材22c之電性接觸墊221b之外露表面上電鍍形成例如銅柱之金屬柱220。
如第2C圖所示，對應結合該金屬柱220與該導電凸塊210a，使該電子元件22堆疊於該封裝基板21上，且該半導體元件20位於該電子元件22與該封裝基板21之間，並經由回銲該銲錫材211，令該金屬柱220與該導電凸塊210a形成導電元件23。
於本實施例中，該電子元件22藉由該些導電元件23電性連接該封裝基板21，且該金屬柱220係接觸該金屬球210。
如第2D圖所示，於該封裝基板21之第一表面21a(即其上之絕緣保護層213)及該電子元件22之第四表面22b(即其上之絕緣保護層223)之間形成封裝材25，並包覆該些導電元件23與該半導體元件20。
如第2E圖所示，於該封裝基板21之植球墊212之外露表面上結合銲球24。
本發明之製法中，藉由該金屬柱220與多層表皮金屬球210之對接，使回銲時之融接處僅發生於該金屬柱220之底端，以減少融接處，故能避免發生橋接現象，俾提升產品之良率，且能滿足細間距(fine pitch)之需求。
再者，因該金屬柱220與該金屬球210於回銲時之體積及高度之公差小，即尺寸變異容易控制，使接點不易產生缺陷，而有效提升電性連接品質，且該導電元件23所排列成之柵狀陣列(grid array)之共面性(coplanarity)良好，以易於控制產品高度，且該封裝基板21與該電子元件22之間不會呈傾斜接置。
另外，該封裝基板21與該電子元件22之間不僅藉由該導電元件23作支撐，且藉由例如封模方式(molding)使該封裝材25填滿該封裝基板21與該電子元件22之間的空隙，故可避免該封裝基板21與該電子元件22發生翹曲(warpage)。
第3A至3B圖係為本發明之封裝堆疊結構3之製法之第二實施例的剖視示意圖。本實施例與第一實施例之主要差異在於形成封裝材之步驟。
如第3A圖所示，於堆疊製程前，形成封裝材35於該封裝基板21上，以包覆該些導電凸塊210a與該半導體元件20，且該封 裝材35復形成於該封裝基板21與該半導體元件20之間。接著，形成複數開口350於該封裝材35上，以令該些導電凸塊210a對應外露於該些開口350。
於本實施例中，亦可先形成底膠36於該封裝基板21與該半導體元件20之間，再形成該封裝材35，如第3A’圖所示。
再者，該電子元件32係為半導體元件，例如晶片之主動元件、或者例如電阻、電容及電感等之被動元件，故該電子元件32具有相對之作用面32a與非作用面32b，於該作用面32a上具有複數電極墊320，使該些金屬柱220係對應形成於該電極墊320上。
如第3B圖所示，對應結合該金屬柱220與該導電元件210a，使該電子元件32堆疊於該封裝基板21上，並經由回銲製程，使該金屬柱220與該導電凸塊210a形成導電元件23。
再者，可不設置該半導體元件20於該封裝基板21上，如第3B’圖所示之封裝堆疊結構3’。
本發明之製法係藉由先形成封裝材25以包覆該些導電凸塊210a，再形成該些開孔350以對應外露各該導電凸塊210a之頂面，因而於之後該金屬柱220結合該導電凸塊210a時，該封裝材35能隔離各該導電元件23，即增加隔離各該導電元件23之效果。
本發明復提供一種封裝堆疊結構2,3,3’，係包括：相堆疊之一封裝基板21以及一電子元件22,32。
所述之封裝基板21係具有複數導電凸塊210a，該導電凸塊210a係具有金屬球210與包覆該金屬球210之銲錫材211。
所述之電子元件22,32係為另一封裝基板或半導體元件，其具有複數金屬柱220，且該些金屬柱220對應結合該些導電凸塊 210a，使該電子元件22,32堆疊於該封裝基板21上，並令該些金屬柱220接觸該些金屬球210，使該金屬柱220與該導電凸塊210a形成導電元件23，以藉由該些導電元件23電性連接該封裝基板21與該電子元件22,32。
於一實施例中，該導電凸塊210a’復具有位於該金屬球210中之絕緣體210’。
於一實施例中，所述之封裝堆疊結構2,3復包括設於該封裝基板21上之半導體元件20，且該半導體元件20位於該電子元件22,32與該封裝基板21之間。又包括形成於該封裝基板21與該半導體元件20之間的底膠36。
於一實施例中，所述之封裝堆疊結構2復包括形成於該電子元件22與該封裝基板21之間的封裝材25，其包覆該些導電元件23。
於一實施例中，所述之封裝堆疊結構3,3’復包括形成於該封裝基板21上且包覆該些導電凸塊210a之封裝材35，其具有複數開口350，以令該些導電凸塊210a對應外露於該些開口350，俾供結合該金屬柱220。
綜上所述，本發明之封裝堆疊結構及其製法，主要係藉由金屬柱與金屬球之對接，以利於堆疊作業，且因尺寸變異容易控制，故容易呈垂直接置，並有利於固定接點，而不會產生橋接現象，俾提升產品之良率。
上述實施例係用以例示性說明本發明之原理及其功效，而非用於限制本發明。任何熟習此項技藝之人士均可在不違背本發明之精神及範疇下，對上述實施例進行修改。因此本發明之權利保 護範圍，應如後述之申請專利範圍所列。
2‧‧‧封裝堆疊結構
20‧‧‧半導體元件
21‧‧‧封裝基板
210a‧‧‧導電凸塊
210‧‧‧金屬球
211‧‧‧銲錫材
212‧‧‧植球墊
22‧‧‧電子元件
22a‧‧‧第三表面
22b‧‧‧第四表面
220‧‧‧金屬柱
23‧‧‧導電元件
24‧‧‧銲球
25‧‧‧封裝材

Claims (16)

  1. 一種封裝堆疊結構，係包括：封裝基板，係具有複數導電凸塊，各該導電凸塊係由金屬球與包覆該金屬球之銲錫材所構成；以及電子元件，係具有複數金屬柱，且該些金屬柱對應結合該些導電凸塊，使該電子元件堆疊於該封裝基板上，並令該金屬柱與該導電凸塊形成導電元件。
  2. 如申請專利範圍第1項所述之封裝堆疊結構，其中，該導電凸塊復具有位於該金屬球中之絕緣體。
  3. 如申請專利範圍第1項所述之封裝堆疊結構，其中，該電子元件係為另一封裝基板或半導體元件。
  4. 如申請專利範圍第1項所述之封裝堆疊結構，復包括設於該封裝基板上之半導體元件。
  5. 如申請專利範圍第4項所述之封裝堆疊結構，其中，該半導體元件位於該電子元件與該封裝基板之間。
  6. 如申請專利範圍第4項所述之封裝堆疊結構，復包括形成於該封裝基板與該半導體元件之間的底膠。
  7. 如申請專利範圍第1項所述之封裝堆疊結構，復包括形成於該電子元件與該封裝基板之間的封裝材，其包覆該些導電元件。
  8. 如申請專利範圍第1項所述之封裝堆疊結構，復包括形成於該封裝基板上且包覆該些導電凸塊之封裝材，其具有複數開口，以令該些導電凸塊對應外露於該些開口，俾供結合該金屬柱。
  9. 一種封裝堆疊結構之製法，係包括：提供一封裝基板與一具有複數金屬柱之電子元件，該封裝 基板上具有複數導電凸塊，各該導電凸塊係由金屬球與包覆該金屬球之銲錫材所構成；以及對應結合該金屬柱與該導電凸塊，使該電子元件堆疊於該封裝基板上，令該金屬柱與該導電凸塊形成導電元件。
  10. 如申請專利範圍第9項所述之封裝堆疊結構之製法，其中，該導電凸塊復具有位於該金屬球中之絕緣體。
  11. 如申請專利範圍第9項所述之封裝堆疊結構之製法，其中，該電子元件係為另一封裝基板或半導體元件。
  12. 如申請專利範圍第9項所述之封裝堆疊結構之製法，復包括設置半導體元件於該封裝基板上。
  13. 如申請專利範圍第12項所述之封裝堆疊結構之製法，其中，該半導體元件位於該電子元件與該封裝基板之間。
  14. 如申請專利範圍第12項所述之封裝堆疊結構之製法，復包括形成底膠於該封裝基板與該半導體元件之間。
  15. 如申請專利範圍第9項所述之封裝堆疊結構之製法，復包括於對應結合該金屬柱與該導電凸塊之後，形成封裝材於該電子元件與該封裝基板之間，以包覆該些導電元件。
  16. 如申請專利範圍第9項所述之封裝堆疊結構之製法，復包括於對應結合該金屬柱與該導電凸塊之前，形成封裝材於該封裝基板上，以包覆該些導電凸塊，再形成複數開口於該封裝材上，以令該些導電凸塊對應外露於該些開口。
TW103107386A 2014-03-05 2014-03-05 封裝堆疊結構及其製法 TWI541966B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TW103107386A TWI541966B (zh) 2014-03-05 2014-03-05 封裝堆疊結構及其製法
CN201410089037.6A CN104900596B (zh) 2014-03-05 2014-03-12 封装堆栈结构及其制法
US14/452,871 US9343387B2 (en) 2014-03-05 2014-08-06 Package on package structure and fabrication method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW103107386A TWI541966B (zh) 2014-03-05 2014-03-05 封裝堆疊結構及其製法

Publications (2)

Publication Number Publication Date
TW201535644A true TW201535644A (zh) 2015-09-16
TWI541966B TWI541966B (zh) 2016-07-11

Family

ID=54018095

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103107386A TWI541966B (zh) 2014-03-05 2014-03-05 封裝堆疊結構及其製法

Country Status (3)

Country Link
US (1) US9343387B2 (zh)
CN (1) CN104900596B (zh)
TW (1) TWI541966B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI637465B (zh) * 2017-06-03 2018-10-01 矽品精密工業股份有限公司 電子封裝件及其製法

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10319607B2 (en) * 2014-08-22 2019-06-11 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package structure with organic interposer
US9773764B2 (en) * 2015-12-22 2017-09-26 Intel Corporation Solid state device miniaturization
US11272618B2 (en) 2016-04-26 2022-03-08 Analog Devices International Unlimited Company Mechanically-compliant and electrically and thermally conductive leadframes for component-on-package circuits
US9899313B2 (en) * 2016-07-11 2018-02-20 International Business Machines Corporation Multi terminal capacitor within input output path of semiconductor package interconnect
US10741404B2 (en) * 2017-11-08 2020-08-11 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method of manufacturing the same
US10497635B2 (en) 2018-03-27 2019-12-03 Linear Technology Holding Llc Stacked circuit package with molded base having laser drilled openings for upper package
CN108649019B (zh) * 2018-05-14 2020-12-08 中国科学院微电子研究所 扇出型封装结构
KR102497572B1 (ko) 2018-07-03 2023-02-09 삼성전자주식회사 반도체 패키지 및 그의 제조 방법
US11410977B2 (en) 2018-11-13 2022-08-09 Analog Devices International Unlimited Company Electronic module for high power applications
US11844178B2 (en) * 2020-06-02 2023-12-12 Analog Devices International Unlimited Company Electronic component
US11744021B2 (en) 2022-01-21 2023-08-29 Analog Devices, Inc. Electronic assembly

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5431328A (en) * 1994-05-06 1995-07-11 Industrial Technology Research Institute Composite bump flip chip bonding
TWI336502B (en) * 2006-09-27 2011-01-21 Advanced Semiconductor Eng Semiconductor package and semiconductor device and the method of making the same
US8264091B2 (en) * 2009-09-21 2012-09-11 Stats Chippac Ltd. Integrated circuit packaging system with encapsulated via and method of manufacture thereof
US8198131B2 (en) * 2009-11-18 2012-06-12 Advanced Semiconductor Engineering, Inc. Stackable semiconductor device packages
US8482111B2 (en) * 2010-07-19 2013-07-09 Tessera, Inc. Stackable molded microelectronic packages
US8531021B2 (en) * 2011-01-27 2013-09-10 Unimicron Technology Corporation Package stack device and fabrication method thereof
US20120267782A1 (en) * 2011-04-25 2012-10-25 Yung-Hsiang Chen Package-on-package semiconductor device
JP6076653B2 (ja) * 2012-08-29 2017-02-08 新光電気工業株式会社 電子部品内蔵基板及び電子部品内蔵基板の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI637465B (zh) * 2017-06-03 2018-10-01 矽品精密工業股份有限公司 電子封裝件及其製法

Also Published As

Publication number Publication date
US20150255360A1 (en) 2015-09-10
CN104900596A (zh) 2015-09-09
CN104900596B (zh) 2018-06-22
US9343387B2 (en) 2016-05-17
TWI541966B (zh) 2016-07-11

Similar Documents

Publication Publication Date Title
TWI541966B (zh) 封裝堆疊結構及其製法
TWI643307B (zh) 電子封裝件及其製法
TWI601219B (zh) 電子封裝件及其製法
TWI534970B (zh) 封裝堆疊裝置及其製法
TWI520285B (zh) 半導體封裝件及其製法
TWI660476B (zh) 封裝結構及其製法
TW201911508A (zh) 電子封裝件
TW201543628A (zh) 封裝堆疊結構及其製法暨無核心層式封裝基板及其製法
TW201503304A (zh) 半導體裝置及其製法
TWM455255U (zh) 具中介層之封裝基板及其封裝結構
TWI455272B (zh) 半導體基板及其製法
TWI556402B (zh) 封裝堆疊結構及其製法
TWI556332B (zh) 封裝堆疊結構及其製法
TWI594338B (zh) 電子堆疊結構及其製法
US8952537B2 (en) Conductive bump structure with a plurality of metal layers
TWI637465B (zh) 電子封裝件及其製法
TWM450822U (zh) 封裝基板
TWI555101B (zh) 封裝結構及其製法
TWI467723B (zh) 半導體封裝件及其製法
TW201508877A (zh) 半導體封裝件及其製法
TWI689067B (zh) 電子封裝件及其製法
KR102644598B1 (ko) 반도체 패키지
TWI491014B (zh) 半導體堆疊單元與半導體封裝件之製法
TWI528518B (zh) 基板結構與半導體封裝件
TWM462948U (zh) 封裝結構