TW201112420A - Metal-oxide-semiconductor field-effect transistor and fabrication method thereof - Google Patents
Metal-oxide-semiconductor field-effect transistor and fabrication method thereof Download PDFInfo
- Publication number
- TW201112420A TW201112420A TW098144138A TW98144138A TW201112420A TW 201112420 A TW201112420 A TW 201112420A TW 098144138 A TW098144138 A TW 098144138A TW 98144138 A TW98144138 A TW 98144138A TW 201112420 A TW201112420 A TW 201112420A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- channel layer
- channel
- effect transistor
- semiconductor
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims description 31
- 230000005669 field effect Effects 0.000 title claims description 17
- 238000000034 method Methods 0.000 title claims description 5
- 238000004519 manufacturing process Methods 0.000 title claims 6
- 239000000463 material Substances 0.000 claims abstract description 28
- 239000000758 substrate Substances 0.000 claims abstract description 19
- 230000007547 defect Effects 0.000 claims description 11
- 229910000673 Indium arsenide Inorganic materials 0.000 claims description 9
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 claims description 9
- 238000002955 isolation Methods 0.000 claims description 9
- 230000001590 oxidative effect Effects 0.000 claims description 2
- 239000004020 conductor Substances 0.000 claims 3
- KZNMRPQBBZBTSW-UHFFFAOYSA-N [Au]=O Chemical compound [Au]=O KZNMRPQBBZBTSW-UHFFFAOYSA-N 0.000 claims 2
- 239000013078 crystal Substances 0.000 claims 2
- 230000000694 effects Effects 0.000 claims 2
- 229910044991 metal oxide Inorganic materials 0.000 claims 2
- 150000004706 metal oxides Chemical class 0.000 claims 2
- 239000013590 bulk material Substances 0.000 claims 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims 1
- 239000010931 gold Substances 0.000 claims 1
- 229910052737 gold Inorganic materials 0.000 claims 1
- 229910001922 gold oxide Inorganic materials 0.000 claims 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 9
- 230000003071 parasitic effect Effects 0.000 description 5
- 229910052738 indium Inorganic materials 0.000 description 4
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 4
- 239000002800 charge carrier Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66522—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with an active layer made of a group 13/15 material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/512—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being parallel to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Description
201112420 六、發明說明: 【發明所屬之技術領域】 本發明係有關於通道層含有例如InGaAs、InAs或 InAsSb之m-V族半導體的金氧半導體場效電晶體。 【先前技術】 本發明係有關於通道層含有例如InGaAs、InAs或 InAsSb之III-V族半導體的金氧半導體場效電晶體(此後 φ 稱之為 “ΠΙ-ν 族 MOSFET (III-V MOSFET),,或“薄體 MOSFET(thinbodyMOSFET)”)。在習知技術中,一般當 III-V族MOSFET是形成在GaAs基底上時,會使用銦(In) 莫耳分率低(< 30%)的InGaAs通道;而當形成在InP基底 上時,則會使用銦莫耳分率高卜50-100%)的InGaAs通 道。具有銦(In)含量較高之通道層的III-V族MOSFET也 適合未來形成在矽基底上的CMOS應用。 在習知技術中,通道具有高的銦莫耳分率的 • MOSFET使用一般的離子摻雜法形成源極與汲極延伸區 域以降低寄生電阻,如Y. Xuan等人在“High-Performance Inversion-Type Enhancement-Mode InGaAs MOSFET with Maximum Drain Current Exceeding 1 A/mm,” Electron Device letters,Vol. 29, No. 4,p· 294 (2008)中所述。0.5 μιη的裝置其最終的有效寄生串聯源極/汲極電阻 (parasitic series source/drain resistance (Rsd))約為 2000 Ω μιη,且次臨界擺幅(subthreshold swing (S))為 200 mV/decade。習知技術更揭示無摻雜的III-V族MOSFET, 0503-A34479TWF/hhchiang 201112420 其是使用極性與通道相反並形成在閘極氧化層表面上的 電荷層,藉此降低源極/汲極延伸區域中的寄生電阻,如 R. J. W. Hill 等人在 “1 μιη gate length, In〇.75Ga〇_25As channel, thin body n-MOSFET on InP substrate with transconductance of 73 μ8/μιη,” Electronics Letter,Vol. 44, No. 7,pp. 498-500 (2008),與美國專利公開號 2008/0102607中所述。在此例子中,1 μιη的裝置其Rsd 約為530 Ω μιη,且次臨界擺幅為1100 mV/decade。習知 技術也揭露使用從源極接觸延伸至汲極接觸的單一個氧 化層,其同時在閘極下方與源極/汲極延伸區域中誘導出 導電的表面通道,如N. Li等人在“Properties of InAs metal-oxide-semi conductor structures with atomic-layer-deposited Al2〇3 Dielectric,Applied Physics Letters, Vol. 92, 143507 (2008)中所述。N. Li 等人量測 5 μιη的裝置得到Rsd為52,500 Ω μιη,且次臨界擺幅為400 mV/decade。而量測得的跨導(transconductance; gm)非常 小,為 2.3 μ8/μπι。 國際半導體技術藍圖(International Technology Roadmap for Semiconductors)顯示22奈米及更小尺寸世 代的CMOS裝置需要符合Rsd S 155Ω μιη、S<100 mV/decade,且 gm=3000-4000 μ8/μηι 的條件。然而,所 有的習知技術並無法達到上述需求。 【發明内容】 本發明提供一種金氧半導體場效電晶體,包括:一 0503-A34479TWF/hhchiang 4 201112420 該 以 材 包 一通道層’設置在該基底的頂表面上;-延仲二θ ’插人—㈣極與該料層之間;以及介電 =觸_該通道層的頂部上,並插入該閘電極: 之間;其中該閑極介電層包括一第一材料/、 及㈣該-低:陷的界® 括.一一種薄體金氧半導體場效電晶體’包 上,該通道声:括&,τ—通道層’設置在該基底的頂表面 入一閘電極與該通道閉極介電層,插 後側設置.及入θ a ,並沿著該通道層的前側與 in ’以及介電延伸層’設置在通道層的頂部上, 括-第接觸之間;其中該閉極介電層包 材科,該第一材料沿著該 ==面而與該通道層形成-低缺=面, 以及其中該介電延伸層包括一不同於該 材料太該第二材料與該通道層形成-導電表面通道 接觸之電,極與汲極歐姆 Ϊ極基底的頂表面上提供-通道層;在該; = 提供一閘極介電層;以及提供介電 _二°'在道層的頂部上’並插入該閘電極盘 &姆接觸之間;其中該閘極介電二 ;材:與該通道層形成-低缺陷的界面:二3 電延伸層包括-不同於該第-材料的第二材料::第: 0503-A34479TWF/hhchiang 5 201112420 材料與該通道層形成一導電表面通道。 【實施方式】 以下是透過圖示說明本發明的概念。要強調的是, 圖中的各種元件並未晝成與工業標準規範相符的比例。 實際上,為了清楚地描述本發明,各種元件的尺寸可任 意地放大或縮小。 在此所述的實施例提供III-V族MOSFET,其在導通 狀態時具有低的寄生導通電阻(parasitic on-resistance; RSd)與高的跨導(transconductance; gm),且在關閉狀態時 具有低的次臨界擺幅(subthreshold swing; S)。本發明一實 施例包括III-V族MOSFET,其同時具有只在源極/汲極 延伸區域誘導的導電表面通道造成的低導通電阻;在閘 極區域使用低界面缺陷的閘極氧化物所造成的高跨導; 以及裝置在關閉狀態時由於空乏的通道側壁所造成的低 次臨界擺幅。 第1A圖至第1C圖顯示各種典型的III-V族 M0SFET。第1A圖顯示第一典型之III-V族MOSFET 100 的剖面圖。III-V族MOSFET 100包括寬能隙半導體的基 底層101,其上方設置有通道層102並具有離子摻雜延伸 區域103。歐姆接觸104設置在部分的離子摻雜延伸區域 103上。通道層102包括多數個III-V族半導體中的其中 一個,例如 InGaAs、InAs 或 InAsSb。 閘極氧化層106延伸在歐姆接觸104之間,且閘電 極108與閘極側壁110設置在閘極氧化層106的上方。 0503-A34479TWF/hhchiang 201112420 MOSFE丁 10Θ更包括隔離區域112 〇化合物半導體中的施 體摻雜質的活化效率一般很低,只有幾個百分比的等 級,且活化施體的濃度是限制在接近5χ1018原子 cnT3(atom cnT3)。舉例來說,對遷移率為2500 cm2/Vs的 10 nm的通道層來說,其片電阻高達500 Ω/sq,此會造 成過南的Rsd。 第1B圖顯示第二典型的III-V族MOSFET 120的剖 面圖。MOSFET 120包括寬能隙半導體的基底層122,其 • 上方設置有通道層124。通道層124包括多數個III-V族 半導體中的其中一個,例如InGaAs、InAs或InAsSb。 MOSFET 120包括單一個閘極氧化層126,延伸在源 極與汲極歐姆接觸128之間。閘電極130與閘極侧壁132 設置在閘極氧化層126的上方。MOSFET 120更包括隔離 區域133。若InGaAs通道層具有高的In莫耳分率,特別 是InAs通道層具有高的In莫耳分率,而其表面被氧化或 其終端具有高程度的缺陷時,會造成導電表面通道134。 ® 雖然位於閘電極130與歐姆接觸128之間的延伸區域136 有可能達成低的電阻,然而由於閘極氧化層126與通道 層124之間的界面138的高缺陷,閘電極130下方的電 荷控制成為不可能,因而造成非常小的跨導。 第1A圖與第1B圖顯示MOSFET垂直於對應的閘電 極的剖面圖。第1C圖則顯示MOSFET 120位於閘電極 130下方且平行於閘電極130的剖面圖。請參考第1C圖, 隔離區域133與通道層124的側壁之間會形成高缺陷的 界面138,而在通道層124的側壁產生導電表面通道 0503-A34479TWF/hhchiang 7 201112420 134。由於導電表面通道134是無法被空乏掉的導電層, 因此MOSFET 120在關閉狀態時會造成高次臨界擺幅與 高源極至汲極的漏電流(source-to-drain leakage current) 〇 第2圖顯示本發明一實施例的III-V族MOSFET 200 垂直於閘極的剖面圖。如第2圖中所示,MOSFET 200 包括寬能隙半導體的基底層202,其上方設置有通道層 204。通道層204包括多數個III-V族半導體中的其中一 個,例如 InGaAs、InAs 或 InAsSb。 MOSFET 200包括閘極介電層206與延伸介電層 207,延伸在源極與汲極歐姆接觸208之間。閘電極210 設置於閘極介電層206的上方,且閘極側壁212設置在 延伸介電層207的上方。MOSFET 200更包括隔離區域 213。如先前所述,閘極介電層206包括適合的氧化物或 其他絕緣材料,其在通道層204提供低缺陷的界面’而 在閘極下方造成有效的電荷控制的區域,其如符號214 所示。詳細地說,區域214會被閘極控制,且在裝置200 關閉狀態時電荷載子能有效地被空乏掉。 延伸介電層207是設置於鄰接且自對準於閘電極 210,以誘導出導電表面通道216,其能將延伸電阻 (extension resistance)最小化。延伸介電層207包括適合 的氧化物或其他絕緣材料,此材料可與通道層204產生 高缺陷的界面,藉此在半導體表面或鄰近半導體表面的 區域產生電荷累積層(charge accumulation layer)。延伸介 電層207能藉由對通道層204的表面進行氧化而相對容 易地形成。要注意延伸介電層207與通道層204產生的 0503-A34479TWF/hhchiang 8 201112420 “高缺陷”的界面是相對於閘極介電層2〇6與通道層2〇4 產生的“低缺陷,,的界面作定義。 第3圖則顯示MOSFET 200位於閘電極21 〇下方且 平灯於閘電極210的剖面圖。由於通道層2〇4的側壁3〇〇 與閘極介電層206形成低缺陷的界面,因此能有效地控 制在側壁300的電荷。因此,包含側壁3〇〇的區域,會 類似於上述區域2! 4,被閘極控制且在裝置2 〇 〇的關閉狀 態下,可有效地空乏掉電荷載子。
第4圖為M0SFET 的上視圖,顯示隔離區域213 相對於閘電極2H)及源極與汲極歐姆接觸2()8的位置。 雖然本發明已以較佳實施例揭露如上, 2 ’任何熟悉此項技藝者,在不脫離本發明 之精神和_内,當可做些許更動與潤飾。舉例 ,述方法的各種㈣可^同的卿或連續地執行 〃其他步驟合併、更分割成其他 5 代,或全部移除。另外,在說明書中步驟取 所述的各種功能,可合併提供額外及他^他部分 此,本發明之保護範圍當視後,專。因 者為準。 <甲明專利範圍所界定 0503-A34479丁 WF/hhchiang 9 201112420 【圖式簡單說明】 第1A圖至第1C圖顯示各種典型的III-V族 MOSFET。 第2圖為本發明一實施例的III-V族MOSFET垂直 於閘極的剖面圖,III-V族MOSFET包括導電表面通道延 伸區域與閘極控制的通道侧壁。 第3圖為第2圖MOSFET位於閘電極210下方且平 行於閘電極的剖面圖。 第4圖為MOSFET的上視 【主要元件符號說明】 101〜基底層; 106〜閘極氧化層; 110〜閘極側壁; 120〜MOSFET ; 124〜通道層; 132〜閘極側壁; 134〜導電的表面通道; 138〜界面; 202〜基底層; 206〜閘極介電層; 100〜MOSFET ; 102〜通道層; 103〜離子摻雜延伸區域; 104〜歐姆接觸; 10 8〜問電極; 112〜隔離區域; 122〜基底層; 12 6〜閘極氧化層; 128〜源極與汲極歐姆接觸; 13 0〜閘電極; 133〜隔離區域; 136〜延伸區域; 200〜MOSFET ; 204〜通道層; 0503-A34479TWF/hhchiang .10 201112420 207〜延伸介電層; 208〜源極與汲極歐姆接觸; 210- 。閘電極; 212- 〃閘極側壁; 213- 。隔離區域, 214- 〃區域, 216- 。導電表面通道; 300- 〃側壁。
0503-A34479TWF/hhchiang 11
Claims (1)
- 201112420 七、申5青專利範圍: 1 .—種金氧半導體場效電晶體(M〇SFET),包括·· 一半導體基底; 一通道層,設置在該基底的頂表面上; -閘極介電層’插人—閘電極與該通道層之間;以 ”電延伸層,設置在該通道層的頂部 閘電極與歐姆接觸之間; 其中該閘極介電層包括一第一材料,該 該通道層的頂表面形成—低缺陷的界面;以及’- 其中該介電延伸層包括一不同於該 材料;該第二材料與該通道層形成-導電表面通道 曰體二申二專利範圍第1項所述的金氧半導咖 s曰體其中該通道層包括一 πι·ν族半導體。 曰體㈣第2項所述的錢半導體場效電 =一個^該通道層包括inGaAS、InAwsb中的 晶體1項所述的金氧半導體場效電 ,、令该基底包括一寬能隙半導體材料。 5·如申請專利範圍第1項 晶體,其t該介電延伸層是n由、n導體场效電 面形成。 曰疋•由氧化該半導體基底的表 曰曰 6 . 7 · 如申請專利範圍帛】項所述的金 其中該閘極介電層包括一氧化物。 如申請專鄉㈣1項所述的金氧半 導體場效電 導體場效電 0503-A34479TWF/hhchiang 201112420 曰曰 置 更包括-隔離區域’沿著該半導體基底的邊緣設 8 . —種薄體金氧半導體場效電晶體⑽ MOSFET),包括: ^ 一半導體基底; 一通道層,設置在該基底的頂表 括-m-v族半導體; 該通道層包 、—-閘極介電層’插人—間電極與該通道層之間,並 沿著該通道層的前側與後側設置;以及 、 介電延伸層’設置在通道層的頂部 電極與歐姆接觸之間; 拖入该間 其中該閘極介電層包括一第一 著該通道層的了材枓,该第一材料沿 爲w H絲面與後側表面而鱼該通道 層形成一低缺陷的界面;以及 一 其中該介電延伸層包括一不同於 材料’該第二材料與該通道層形 電通的第二 9 .如申請專利範圍第 ,表面通道。 效電晶體,其t該通迷的缚體金氧半導體場 τ这通道層包括一ιπ_ν族半 10 .如申請專利範圍第8項 _ 場效電晶體,其中該通道層包括、;J薄體金氧半導體 中的其中一個。 aAs、InAs與inAsSb Η .如申請專利範圍第8項 場效電晶體,直中、斤乂的薄體金氧半導體 12 .如申請專利範 ό、” +導體材料。 場效電晶體,其中兮八 '斤述的薄體金氧半導體 亥"電延伸層是藉由氧化該半導體基 〇5〇3-A34479TWF/hhchiang 13 201112420 底的表面形成。 13 .如申請專利範圍第8項所述的薄體金氧半導體 場效電晶體’其中該閘極介電層包括一氧化物。 14·如申請專利範圍第8項所述的薄體金氧半導體 場效電晶體’更包括一隔離區域’沿著該半導 邊緣設置。 — 15 . -種包括閘電極位於源極與沒極歐姆 的薄體金氧半導體場效電晶體的製造方法,包括: 在半導體基底的頂表面上提供一通道層; 在該閘電極與該通道層之間提供—閘極θ介電層,·以 及 提供介電延伸層’設置在該通道層的頂部上插 入該間電極與歐姆接觸之間; 並插 其中該閘極介電層包括第一 通道層形成一低缺陷的界面;以及玄第一材料與該 其中該介電延伸層包括 材料’該第二㈣與該通道層形成的第二 】6.如申請專利範圍第 =表面通道。 場效電晶體的製造方法,1、體金氧半導體 導體。 /、中该通道層包括一 m-v族半 17 .如申請專利範圍筮 場效電晶體的製造方法,1由J、所述的薄體金氧半導體 與InAsSb中的其中—個了該通道層包括InGaAS、InAs 1 8 ·如申請專利範 $ 場效電晶體的製造方法,且士項所述的薄體金氧半導體 其中該基底包括一寬能隙半導 0503-A34479TWF/hhchiang 201112420 體材料。 τ睛尋们m固第15項 場效電晶體的製造方法,1㈣體金氧半導體 該半導體基底的表面形成H延伸^藉由氧化 β 20曰如申請專利範圍第15項所述的薄體金氧半導體 %效電晶體的製造方法,盆中兮 " 乃次,、f忒閘極介電層包括一氧化 物00503-A34479TWF/hhchiang
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/562,790 US20110068348A1 (en) | 2009-09-18 | 2009-09-18 | Thin body mosfet with conducting surface channel extensions and gate-controlled channel sidewalls |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201112420A true TW201112420A (en) | 2011-04-01 |
TWI419331B TWI419331B (zh) | 2013-12-11 |
Family
ID=43235569
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW098144138A TWI419331B (zh) | 2009-09-18 | 2009-12-22 | 金氧半導體場效電晶體及其製造方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20110068348A1 (zh) |
EP (1) | EP2299480A3 (zh) |
JP (1) | JP5334934B2 (zh) |
KR (1) | KR101145991B1 (zh) |
CN (1) | CN102024850B (zh) |
TW (1) | TWI419331B (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9680027B2 (en) | 2012-03-07 | 2017-06-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nickelide source/drain structures for CMOS transistors |
US9252237B2 (en) | 2012-05-09 | 2016-02-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistors, semiconductor devices, and methods of manufacture thereof |
US20130299895A1 (en) | 2012-05-09 | 2013-11-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Iii-v compound semiconductor device having dopant layer and method of making the same |
CN105633169A (zh) * | 2016-03-04 | 2016-06-01 | 西安电子科技大学 | 基于InAs材料的铁电场效应晶体管及其制备方法 |
CN106568548A (zh) * | 2016-10-27 | 2017-04-19 | 北京遥测技术研究所 | 基于soi‑mems技术的电容式绝压微压气压传感器 |
WO2018182687A1 (en) * | 2017-03-31 | 2018-10-04 | Intel Corporation | Field effect transistor structures |
US10468494B2 (en) * | 2018-02-09 | 2019-11-05 | United Microelectronics Corp. | High-voltage device and method for fabricating the same |
Family Cites Families (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1503411A (en) * | 1976-01-16 | 1978-03-08 | Nat Res Dev | Gaas mosfet |
GB1536177A (en) * | 1976-12-07 | 1978-12-20 | Nat Res Dev | Anodising a compound semiconductor |
US4291327A (en) * | 1978-08-28 | 1981-09-22 | Bell Telephone Laboratories, Incorporated | MOS Devices |
US4312113A (en) * | 1978-10-23 | 1982-01-26 | Eaton Corporation | Method of making field-effect transistors with micron and submicron gate lengths |
US4226667A (en) * | 1978-10-31 | 1980-10-07 | Bell Telephone Laboratories, Incorporated | Oxide masking of gallium arsenide |
IT1171402B (it) * | 1981-07-20 | 1987-06-10 | Selenia Ind Eletroniche Associ | Transistor ad effeto di campo a barriera metallo-semiconduttorre conzona svuotata modificata |
US4525239A (en) * | 1984-04-23 | 1985-06-25 | Hewlett-Packard Company | Extrinsic gettering of GaAs wafers for MESFETS and integrated circuits |
JPS60239066A (ja) * | 1984-05-11 | 1985-11-27 | Hitachi Ltd | 半導体装置 |
US5273937A (en) * | 1988-01-08 | 1993-12-28 | Kabushiki Kaisha Toshiba | Metal semiconductor device and method for producing the same |
US5188978A (en) * | 1990-03-02 | 1993-02-23 | International Business Machines Corporation | Controlled silicon doping of III-V compounds by thermal oxidation of silicon capping layer |
JP2773449B2 (ja) * | 1991-04-10 | 1998-07-09 | 日立電線株式会社 | 金属絶縁物半導体電界効果トランジスタ |
US5597768A (en) * | 1996-03-21 | 1997-01-28 | Motorola, Inc. | Method of forming a Ga2 O3 dielectric layer |
US5920105A (en) * | 1996-09-19 | 1999-07-06 | Fujitsu Limited | Compound semiconductor field effect transistor having an amorphous gas gate insulation layer |
JPH10150185A (ja) * | 1996-11-20 | 1998-06-02 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
US5902130A (en) * | 1997-07-17 | 1999-05-11 | Motorola, Inc. | Thermal processing of oxide-compound semiconductor structures |
US5958519A (en) * | 1997-09-15 | 1999-09-28 | National Science Council | Method for forming oxide film on III-V substrate |
US5945718A (en) * | 1998-02-12 | 1999-08-31 | Motorola Inc. | Self-aligned metal-oxide-compound semiconductor device and method of fabrication |
US6200866B1 (en) * | 1998-02-23 | 2001-03-13 | Sharp Laboratories Of America, Inc. | Use of silicon germanium and other alloys as the replacement gate for the fabrication of MOSFET |
US6093947A (en) * | 1998-08-19 | 2000-07-25 | International Business Machines Corporation | Recessed-gate MOSFET with out-diffused source/drain extension |
JP3449535B2 (ja) * | 1999-04-22 | 2003-09-22 | ソニー株式会社 | 半導体素子の製造方法 |
US6960537B2 (en) * | 2001-10-02 | 2005-11-01 | Asm America, Inc. | Incorporation of nitrogen into high k dielectric film |
US7442654B2 (en) * | 2002-01-18 | 2008-10-28 | Freescale Semiconductor, Inc. | Method of forming an oxide layer on a compound semiconductor structure |
US6756320B2 (en) * | 2002-01-18 | 2004-06-29 | Freescale Semiconductor, Inc. | Method of forming article comprising an oxide layer on a GaAs-based semiconductor structure |
JP4134575B2 (ja) * | 2002-02-28 | 2008-08-20 | 松下電器産業株式会社 | 半導体装置およびその製造方法 |
US6713819B1 (en) * | 2002-04-08 | 2004-03-30 | Advanced Micro Devices, Inc. | SOI MOSFET having amorphized source drain and method of fabrication |
US6989556B2 (en) * | 2002-06-06 | 2006-01-24 | Osemi, Inc. | Metal oxide compound semiconductor integrated transistor devices with a gate insulator structure |
US7615829B2 (en) * | 2002-06-07 | 2009-11-10 | Amberwave Systems Corporation | Elevated source and drain elements for strained-channel heterojuntion field-effect transistors |
US6891234B1 (en) * | 2004-01-07 | 2005-05-10 | Acorn Technologies, Inc. | Transistor with workfunction-induced charge layer |
US6914273B2 (en) * | 2002-08-26 | 2005-07-05 | University Of Florida Research Foundation, Inc. | GaN-type enhancement MOSFET using hetero structure |
US6770536B2 (en) * | 2002-10-03 | 2004-08-03 | Agere Systems Inc. | Process for semiconductor device fabrication in which a insulating layer is formed on a semiconductor substrate |
US6963090B2 (en) * | 2003-01-09 | 2005-11-08 | Freescale Semiconductor, Inc. | Enhancement mode metal-oxide-semiconductor field effect transistor |
JP4713078B2 (ja) * | 2003-12-15 | 2011-06-29 | シャープ株式会社 | 半導体装置の製造方法および半導体装置 |
US7045404B2 (en) | 2004-01-16 | 2006-05-16 | Cree, Inc. | Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof |
US7385247B2 (en) * | 2004-01-17 | 2008-06-10 | Samsung Electronics Co., Ltd. | At least penta-sided-channel type of FinFET transistor |
KR100625175B1 (ko) * | 2004-05-25 | 2006-09-20 | 삼성전자주식회사 | 채널층을 갖는 반도체 장치 및 이를 제조하는 방법 |
KR100604870B1 (ko) * | 2004-06-16 | 2006-07-31 | 삼성전자주식회사 | 접합 영역의 어브럽트니스를 개선시킬 수 있는 전계 효과트랜지스터 및 그 제조방법 |
KR100541515B1 (ko) * | 2004-07-22 | 2006-01-11 | 삼성전자주식회사 | 수직 채널 패턴을 갖는 반도체 장치 및 이를 제조하는 방법 |
JP4490336B2 (ja) * | 2005-06-13 | 2010-06-23 | シャープ株式会社 | 半導体装置およびその製造方法 |
US7429506B2 (en) * | 2005-09-27 | 2008-09-30 | Freescale Semiconductor, Inc. | Process of making a III-V compound semiconductor heterostructure MOSFET |
US20080068868A1 (en) * | 2005-11-29 | 2008-03-20 | Advanced Analogic Technologies, Inc. | Power MESFET Rectifier |
US20070120153A1 (en) * | 2005-11-29 | 2007-05-31 | Advanced Analogic Technologies, Inc. | Rugged MESFET for Power Applications |
US20070131938A1 (en) * | 2005-11-29 | 2007-06-14 | Advanced Analogic Technologies, Inc. | Merged and Isolated Power MESFET Devices |
US7564081B2 (en) * | 2005-11-30 | 2009-07-21 | International Business Machines Corporation | finFET structure with multiply stressed gate electrode |
KR100653536B1 (ko) * | 2005-12-29 | 2006-12-05 | 동부일렉트로닉스 주식회사 | 반도체 소자의 핀 전계효과 트랜지스터 제조방법 |
US20080048216A1 (en) * | 2006-05-30 | 2008-02-28 | Ye Peide D | Apparatus and method of forming metal oxide semiconductor field-effect transistor with atomic layer deposited gate dielectric |
JP4271210B2 (ja) * | 2006-06-30 | 2009-06-03 | 株式会社東芝 | 電界効果トランジスタ、集積回路素子、及びそれらの製造方法 |
US7682912B2 (en) * | 2006-10-31 | 2010-03-23 | Freescale Semiconductor, Inc. | III-V compound semiconductor device with a surface layer in access regions having charge of polarity opposite to channel charge and method of making the same |
US7943469B2 (en) * | 2006-11-28 | 2011-05-17 | Intel Corporation | Multi-component strain-inducing semiconductor regions |
KR100864631B1 (ko) * | 2007-02-23 | 2008-10-22 | 주식회사 하이닉스반도체 | 반도체 소자의 트랜지스터 및 그 제조 방법 |
US7435636B1 (en) * | 2007-03-29 | 2008-10-14 | Micron Technology, Inc. | Fabrication of self-aligned gallium arsenide MOSFETs using damascene gate methods |
JP2008277640A (ja) * | 2007-05-02 | 2008-11-13 | Toshiba Corp | 窒化物半導体素子 |
US7812370B2 (en) | 2007-07-25 | 2010-10-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tunnel field-effect transistor with narrow band-gap channel and strong gate coupling |
JP5448530B2 (ja) * | 2009-03-31 | 2014-03-19 | 古河電気工業株式会社 | 電界効果トランジスタ |
-
2009
- 2009-09-18 US US12/562,790 patent/US20110068348A1/en not_active Abandoned
- 2009-12-22 TW TW098144138A patent/TWI419331B/zh active
-
2010
- 2010-02-01 CN CN2010101084557A patent/CN102024850B/zh active Active
- 2010-06-11 KR KR1020100055672A patent/KR101145991B1/ko active IP Right Grant
- 2010-06-21 EP EP10006436.9A patent/EP2299480A3/en not_active Withdrawn
- 2010-09-15 JP JP2010206272A patent/JP5334934B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
EP2299480A3 (en) | 2013-06-05 |
KR101145991B1 (ko) | 2012-05-15 |
US20110068348A1 (en) | 2011-03-24 |
JP2011066415A (ja) | 2011-03-31 |
TWI419331B (zh) | 2013-12-11 |
EP2299480A2 (en) | 2011-03-23 |
CN102024850A (zh) | 2011-04-20 |
KR20110031078A (ko) | 2011-03-24 |
JP5334934B2 (ja) | 2013-11-06 |
CN102024850B (zh) | 2012-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Liu et al. | $\hbox {MoS} _ {2} $ Nanoribbon Transistors: Transition From Depletion Mode to Enhancement Mode by Channel-Width Trimming | |
US8673703B2 (en) | Fabrication of graphene nanoelectronic devices on SOI structures | |
TW201112420A (en) | Metal-oxide-semiconductor field-effect transistor and fabrication method thereof | |
US20090050939A1 (en) | Iii-nitride device | |
WO2009119103A1 (ja) | 半導体基板、半導体装置、および半導体装置の製造方法 | |
TWI463653B (zh) | 穿隧場效應元件 | |
JP2013522908A (ja) | 薄いbox金属バックゲート型極薄soiデバイス | |
US8829576B2 (en) | Semiconductor structure and method of manufacturing the same | |
US20140203361A1 (en) | Extremely thin semiconductor-on-insulator field-effect transistor with an epitaxial source and drain having a low external resistance | |
EP1083607A3 (en) | High voltage SOI semiconductor device | |
Mativenga et al. | Circular structure for high mechanical bending stability of a-IGZO TFTs | |
Kim et al. | In 0.53 Ga 0.47 As-on-insulator metal–oxide–semiconductor field-effect transistors utilizing Y 2 O 3 buried oxide | |
Sato et al. | Structural advantages of rectangular-like channel cross-section on electrical characteristics of silicon nanowire field-effect transistors | |
Jain et al. | Sub-10 nm scalability of junctionless FETs using a ground plane in high-k box: a simulation study | |
Rahimian et al. | A novel nanoscale MOSFET with modified buried layer for improving of AC performance and self-heating effect | |
TWI305048B (en) | Semiconductor device | |
US9000532B2 (en) | Vertical PMOS field effect transistor and manufacturing method thereof | |
US20200044041A1 (en) | Transistor including electride electrode | |
Dai et al. | Enhanced gate-induced floating-body effect in PD SOI MOSFET under external mechanical strain | |
Ke et al. | Recessed source/drain for sub-50 nm UTB SOI MOSFET | |
Baksh et al. | Design of GaAs based Junctionless field effect transistor and its performance evaluation | |
Gottlob et al. | Scalable gate first process for silicon on insulator metal oxide semiconductor field effect transistors with epitaxial high-k dielectrics | |
Krauss et al. | Novel electrostatically doped planar field-effect transistor for high temperature applications | |
Koo et al. | Charge transport modulation of silicon nanowire by O2 plasma | |
Chin et al. | Comparison of InGaAs MOSFETs with germanium-on-insulator CMOS |