TW200506879A - PLL clock generator, optical disc drive and method for controlling PLL clock generator - Google Patents

PLL clock generator, optical disc drive and method for controlling PLL clock generator

Info

Publication number
TW200506879A
TW200506879A TW093110538A TW93110538A TW200506879A TW 200506879 A TW200506879 A TW 200506879A TW 093110538 A TW093110538 A TW 093110538A TW 93110538 A TW93110538 A TW 93110538A TW 200506879 A TW200506879 A TW 200506879A
Authority
TW
Taiwan
Prior art keywords
clock generator
signal
pll clock
frequency
output
Prior art date
Application number
TW093110538A
Other languages
English (en)
Inventor
Junichi Minamino
Kohei Nakata
Original Assignee
Matsushita Electric Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Ind Co Ltd filed Critical Matsushita Electric Ind Co Ltd
Publication of TW200506879A publication Critical patent/TW200506879A/zh

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
TW093110538A 2003-04-21 2004-04-15 PLL clock generator, optical disc drive and method for controlling PLL clock generator TW200506879A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003115547 2003-04-21

Publications (1)

Publication Number Publication Date
TW200506879A true TW200506879A (en) 2005-02-16

Family

ID=33157081

Family Applications (1)

Application Number Title Priority Date Filing Date
TW093110538A TW200506879A (en) 2003-04-21 2004-04-15 PLL clock generator, optical disc drive and method for controlling PLL clock generator

Country Status (3)

Country Link
US (1) US7339861B2 (zh)
CN (1) CN100452181C (zh)
TW (1) TW200506879A (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006155849A (ja) * 2004-11-04 2006-06-15 Canon Inc 再生装置
US7932693B2 (en) * 2005-07-07 2011-04-26 Eaton Corporation System and method of controlling power to a non-motor load
JP4724070B2 (ja) * 2006-08-09 2011-07-13 本田技研工業株式会社 電動機の制御装置
US7579886B2 (en) * 2006-12-07 2009-08-25 Cadence Design Systems, Inc. Phase locked loop with adaptive phase error compensation
JP5329646B2 (ja) * 2009-04-01 2013-10-30 パナソニック株式会社 デジタル周波数/位相ロックドループ
US8745431B2 (en) * 2009-05-20 2014-06-03 Chronologic Pty. Ltd. Compound universal serial bus architecture providing precision synchronisation to an external timebase
US8138841B2 (en) * 2009-08-19 2012-03-20 City University Of Hong Kong Apparatus and method for controlling the output phase of a VCO
US8149035B2 (en) 2010-02-02 2012-04-03 International Business Machines Corporation Multi-output PLL output shift
JP5703882B2 (ja) 2011-03-22 2015-04-22 富士通株式会社 デジタルpll回路及びクロック生成方法
US8780476B2 (en) * 2011-09-23 2014-07-15 Lsi Corporation Systems and methods for controlled wedge spacing in a storage device
TWI451652B (zh) * 2011-10-05 2014-09-01 Leadtrend Tech Corp 電源控制器以及電源管理控制方法
US10057051B2 (en) * 2015-05-29 2018-08-21 Silicon Laboratories Inc. Dual path timing wander removal
US10536153B1 (en) * 2019-06-28 2020-01-14 Dialog Semiconductor B.V. Signal generator
CN115378567B (zh) * 2022-08-19 2023-07-18 深圳市紫光同创电子有限公司 时钟同步电路、时钟同步方法及电子设备

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0744995A (ja) * 1993-07-27 1995-02-14 Victor Co Of Japan Ltd 複合ディスク装置
JP3085505B2 (ja) * 1994-02-10 2000-09-11 株式会社富士通ゼネラル スキュー対応pll回路
JPH10228730A (ja) 1997-02-17 1998-08-25 Matsushita Electric Ind Co Ltd クロック生成回路
TW451191B (en) * 1997-03-19 2001-08-21 Hitachi Ltd Wobble signal detecting circuit, wobble abnormality detecting circuit, information processing apparatus using these circuit and method, and recording medium used in the apparatus or method
JP2001126250A (ja) * 1999-10-27 2001-05-11 Matsushita Electric Ind Co Ltd 光ディスク装置
JP2001298363A (ja) * 2000-04-17 2001-10-26 Matsushita Electric Ind Co Ltd 周波数シンセサイザ装置とそれを用いた移動無線機
US7012865B2 (en) * 2001-05-08 2006-03-14 Matsushita Electric Industrial Co., Ltd. Recording apparatus and recording method
JP3808343B2 (ja) * 2001-10-03 2006-08-09 三菱電機株式会社 Pll回路
PL369777A1 (en) * 2002-08-07 2005-05-02 Matsushita Electric Industrial Co, Ltd. Recording apparatus, recording method and recording medium

Also Published As

Publication number Publication date
US7339861B2 (en) 2008-03-04
CN100452181C (zh) 2009-01-14
US20040207475A1 (en) 2004-10-21
CN1540636A (zh) 2004-10-27

Similar Documents

Publication Publication Date Title
TW200506879A (en) PLL clock generator, optical disc drive and method for controlling PLL clock generator
WO2005002055A3 (en) Fractional-n synthesizer and method of programming the output phase
TW200606867A (en) Phase locked loop for controlling an optical recording device and method thereof
DE60020742D1 (de) Frequenzteilung/vervielfachung mit minimierung des jitters
WO2010024942A3 (en) Direct digital synthesizer for reference frequency generation
GB2431061A (en) Synchronous follow-up apparatus and synchronous follow-up method
WO2003036796A1 (fr) Circuit en boucle a phase asservie, circuit en boucle a retard de phase, generateur de synchronisation, instrument d'essai a semi-conducteurs et circuit integre a semi-conducteurs
KR102123901B1 (ko) 완전 디지털 위상 고정 루프 회로, 반도체 장치 및 휴대 정보 기기
TW200711316A (en) Clock generation circuit and clock generation method
JP2005191831A (ja) ディジタルvco、vco回路、pll回路、情報記録装置及び同期クロック信号生成方法
MX2009007648A (es) Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores.
US20090160493A1 (en) System and Method for Generating a Spread-Spectrum Clock Signal
US20100001773A1 (en) Digital pll device
EP1889366A4 (en) SCALE GENERATOR FOR A N-FRACTIONAL SYNTHESIZER
US8009719B2 (en) Digital spread spectrum method based on precise phase delta-sigma algorithm
JP2004208029A (ja) 同期化回路
WO2006065478A3 (en) Method and apparatus for generating a phase-locked output signal
AU722717B2 (en) PLL circuit and noise reduction means for PLL circuit
US11509314B2 (en) All-digital phase-locked loop
WO2007127574A3 (en) Phase offset control phase-frequency detector
TW200727577A (en) Clock recovery circuit
TW200614675A (en) Phase-locked loop apparatus and method thereof
WO2007000060A3 (en) Software controlled clock synthesizer
TW200742262A (en) Phase-locked loop apparatus having aligning unit and method using the same
JP2015222918A (ja) フラクショナルpll回路