WO2005002055A3 - Fractional-n synthesizer and method of programming the output phase - Google Patents
Fractional-n synthesizer and method of programming the output phaseInfo
- Publication number
- WO2005002055A3 WO2005002055A3 PCT/US2004/020546 US2004020546W WO2005002055A3 WO 2005002055 A3 WO2005002055 A3 WO 2005002055A3 US 2004020546 W US2004020546 W US 2004020546W WO 2005002055 A3 WO2005002055 A3 WO 2005002055A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- fractional
- reference signal
- phase
- input reference
- responsive
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
Abstract
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US48341203P | 2003-06-27 | 2003-06-27 | |
US60/483,412 | 2003-06-27 | ||
US10/826,067 US7463710B2 (en) | 2003-06-27 | 2004-04-16 | Fractional-N synthesizer and method of programming the output phase |
US10/826,067 | 2004-04-16 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2005002055A2 WO2005002055A2 (en) | 2005-01-06 |
WO2005002055A3 true WO2005002055A3 (en) | 2006-05-04 |
Family
ID=33544663
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2004/020546 WO2005002055A2 (en) | 2003-06-27 | 2004-06-25 | Fractional-n synthesizer and method of programming the output phase |
Country Status (2)
Country | Link |
---|---|
US (1) | US7463710B2 (en) |
WO (1) | WO2005002055A2 (en) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7840189B2 (en) * | 2004-12-15 | 2010-11-23 | Freescale Semiconductor, Inc. | Frequency generation in a wireless communication unit |
US7804927B2 (en) * | 2004-12-16 | 2010-09-28 | Analog Devices, Inc. | Method for locking a synthesised output signal of a synthesised waveform synthesiser in a phase relationship with an input signal, and a digital waveform synthesiser for producing a synthesised output signal in a phase relationship with an input signal |
WO2006091636A2 (en) * | 2005-02-23 | 2006-08-31 | Digital Intelligence, L.L.C. | Signal decomposition and reconstruction |
US20070153951A1 (en) * | 2005-12-29 | 2007-07-05 | Lim Chee H | Phase interpolation for phase-locked loops |
US7317360B2 (en) * | 2006-04-20 | 2008-01-08 | Analog Devices, Inc. | Fractional-N synthesizer system and method |
US7889012B2 (en) * | 2008-05-06 | 2011-02-15 | Hittite Microwave Corporation | System and method for cycle slip prevention in a frequency synthesizer |
US7876261B1 (en) * | 2008-10-28 | 2011-01-25 | Lockheed Martin Corporation | Reflected wave clock synchronization |
US8638139B2 (en) | 2010-09-10 | 2014-01-28 | Analog Devices, Inc. | Phase locked loop (PLL) based frequency sweep generator |
US8810290B1 (en) | 2011-01-11 | 2014-08-19 | Hittite Microwave Corporation | Fractional phase locked loop having an exact output frequency and phase and method of using the same |
TWI433475B (en) * | 2011-08-16 | 2014-04-01 | Mstar Semiconductor Inc | Phase adjustment device and clock generator thereof and method for adjusting phase |
EP2613442B1 (en) | 2012-01-06 | 2015-05-13 | u-blox AG | A method for determining an offset term for a fractional-N PLL synthesizer signal, a synthesizer for carrying out the method, a signal processing device and a GNSS receiver |
US8866667B2 (en) | 2012-02-22 | 2014-10-21 | Honeywell International Inc. | High sensitivity single antenna FMCW radar |
US9081094B2 (en) | 2012-02-22 | 2015-07-14 | Honeywell International Inc. | Aircraft radar altimeter structure |
US9297885B2 (en) | 2012-07-27 | 2016-03-29 | Honeywell International Inc. | Method of system compensation to reduce the effects of self interference in frequency modulated continuous wave altimeter systems |
US9194946B1 (en) * | 2012-09-10 | 2015-11-24 | Honeywell International Inc. | Combined FMCW and FM pulse-compression radar systems and methods |
US8994423B2 (en) * | 2013-01-29 | 2015-03-31 | Perceptia Devices Australia, Pty Ltd. | Phase-locked loop apparatus and method |
US8988121B2 (en) | 2013-05-20 | 2015-03-24 | Qualcomm Incoporated | Method and apparatus for generating a reference signal for a fractional-N frequency synthesizer |
US9048847B2 (en) | 2013-09-24 | 2015-06-02 | Analog Devices Global | Apparatus and methods for synchronizing phase-locked loops |
US9660605B2 (en) | 2014-06-12 | 2017-05-23 | Honeywell International Inc. | Variable delay line using variable capacitors in a maximally flat time delay filter |
US10018716B2 (en) | 2014-06-26 | 2018-07-10 | Honeywell International Inc. | Systems and methods for calibration and optimization of frequency modulated continuous wave radar altimeters using adjustable self-interference cancellation |
US10003346B2 (en) | 2015-03-20 | 2018-06-19 | Telefonaktiebolaget Lm Ericsson (Publ) | Fractional PLLs with low correlation |
US10224940B2 (en) * | 2015-04-27 | 2019-03-05 | Telefonaktiebolaget Lm Ericsson (Publ) | Digital phase controlled PLLs |
US9673847B1 (en) | 2015-11-25 | 2017-06-06 | Analog Devices, Inc. | Apparatus and methods for transceiver calibration |
US9979408B2 (en) | 2016-05-05 | 2018-05-22 | Analog Devices, Inc. | Apparatus and methods for phase synchronization of phase-locked loops |
US10153777B2 (en) * | 2016-09-30 | 2018-12-11 | Texas Instruments Incorporated | Fractional frequency clock divider with direct division |
US9893734B1 (en) | 2016-10-03 | 2018-02-13 | Analog Devices Global | Adjusting phase of a digital phase-locked loop |
US10855294B2 (en) | 2016-11-08 | 2020-12-01 | Texas Instruments Incorporated | High linearity phase interpolator |
WO2018090037A1 (en) * | 2016-11-14 | 2018-05-17 | Marvell World Trade Ltd. | Systems and methods for phase synchronization of local oscillator paths in oscillator-operated circuits |
US10557934B1 (en) * | 2017-06-30 | 2020-02-11 | Rockwell Collins, Inc. | Altimeter apparatus for external fuselage mounting |
US11082051B2 (en) | 2018-05-11 | 2021-08-03 | Analog Devices Global Unlimited Company | Apparatus and methods for timing offset compensation in frequency synthesizers |
US11602311B2 (en) | 2019-01-29 | 2023-03-14 | Murata Vios, Inc. | Pulse oximetry system |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6556086B2 (en) * | 2001-05-31 | 2003-04-29 | Analog Devices, Inc. | Fractional-N synthesizer and method of synchronization of the output phase |
US6600378B1 (en) * | 2002-01-18 | 2003-07-29 | Nokia Corporation | Fractional-N frequency synthesizer with sine wave generator |
US6621317B2 (en) * | 2000-07-21 | 2003-09-16 | Nec Electronics Corporation | Clock controlling method and circuit |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6353649B1 (en) * | 2000-06-02 | 2002-03-05 | Motorola, Inc. | Time interpolating direct digital synthesizer |
JP3415574B2 (en) * | 2000-08-10 | 2003-06-09 | Necエレクトロニクス株式会社 | PLL circuit |
US8385476B2 (en) * | 2001-04-25 | 2013-02-26 | Texas Instruments Incorporated | Digital phase locked loop |
US6642800B2 (en) * | 2002-04-04 | 2003-11-04 | Ati Technologies, Inc. | Spurious-free fractional-N frequency synthesizer with multi-phase network circuit |
-
2004
- 2004-04-16 US US10/826,067 patent/US7463710B2/en active Active
- 2004-06-25 WO PCT/US2004/020546 patent/WO2005002055A2/en active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6621317B2 (en) * | 2000-07-21 | 2003-09-16 | Nec Electronics Corporation | Clock controlling method and circuit |
US6556086B2 (en) * | 2001-05-31 | 2003-04-29 | Analog Devices, Inc. | Fractional-N synthesizer and method of synchronization of the output phase |
US6600378B1 (en) * | 2002-01-18 | 2003-07-29 | Nokia Corporation | Fractional-N frequency synthesizer with sine wave generator |
Also Published As
Publication number | Publication date |
---|---|
US7463710B2 (en) | 2008-12-09 |
WO2005002055A2 (en) | 2005-01-06 |
US20040264622A1 (en) | 2004-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2005002055A3 (en) | Fractional-n synthesizer and method of programming the output phase | |
US6114914A (en) | Fractional synthesis scheme for generating periodic signals | |
WO2006083396A3 (en) | Fractional-n offset phase locked loop | |
EP1987590B1 (en) | Spread-spectrum clocking | |
TW200501618A (en) | Clock generator | |
CA2159762A1 (en) | Duty Cycled Control Implemented Within a Frequency Synthesizer | |
CN101536314A (en) | Direct digital interpolative synthesis | |
KR920005502A (en) | Digital Phase Locked Loop | |
US6049238A (en) | Clock generator and clock generating method capable of varying clock frequency without increasing the number of delay elements | |
JP6770606B2 (en) | Signal receiver with reference oscillator, frequency synthesizer, and reference oscillator with variable duty cycle | |
US6943598B2 (en) | Reduced-size integrated phase-locked loop | |
EP1891737B1 (en) | A system and method for reducing transient response in a fractional n phase lock loop | |
KR100303397B1 (en) | Frequency synthesizer with loop characteristics that do not change over all synthesized frequency intervals | |
WO2003065586A3 (en) | Phase-locked-loop with reduced clock jitter | |
US5731743A (en) | Frequency synthesizer having phase error feedback for waveform selection | |
JP2006526946A5 (en) | ||
US9571071B2 (en) | Frequency synthesizer circuit | |
US4859968A (en) | Frequency generator | |
US7078947B2 (en) | Phase-locked loop having a spread spectrum clock generator | |
US6844758B2 (en) | Frequency synthesizer | |
EP0454955B1 (en) | Sampling clock generating circuit | |
US7724860B2 (en) | Auto-adaptive digital phase-locked loop for large frequency multiplication factors | |
CA2192881A1 (en) | PLL Circuit and Noise Reduction Means for PLL Circuit | |
WO2004082196A3 (en) | Frequency synthesizer with prescaler | |
GB2368207A (en) | PLL circuit and frequency division method reducing spurious noise |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
122 | Ep: pct application non-entry in european phase |