SU1219103A1 - Electronic game - Google Patents

Description

1219103 terminals of the respective switch control switches, motorways, and the inputs of the OR element are connected to the first terminals of the second and third invention relates to electronic games and can be used in gaming devices.

The aim of the invention is to increase the interest.

FIG. 1 shows a block diagram of an electronic game; in fig. 2 - symbols on the game panel.

The electronic game block diagram contains the switches 1 and 2, the logic element OR 3, the pulse cutoff delay element 4, the bit triggers 5-18, the switches 19 and 20, the indication elements 21-34, the switch 35 for setting the bit triggers to the logical state 1, game switches 36-49. The control unit contains the control switches 1 and 2, the OR element 3. The game situation set block contains the switch 35 for setting the trigger switches to the logical 1 state and the game switch for switching the trigger switches to the logic O. The ring shift registers enter the register from "Bit Triggers 13 - 18. Bit Triggers 11 and 12 are control, common to both registers.

On the plane of the panel - a drawing of a geometric cube, the tops and edges of which are buttons of switches 36 - 49 of transparent material. At the same time the game buttons. the switches are illuminated by the corresponding elements 21-34.

The strategy is as follows.

The player’s closure of the contacts of the switch 35 causes the triggers 5-18 to be set to the logical 1 state, while the display elements go out. The player closes the contacts of eight any switches 36-49, with eight corresponding discharge triggers being set to a logical state O, which leads to a burning out of which eight electrodes are electrically connected.

corresponding light indication elements. Thus, the player sets any game position.

The closure of the contacts of the switch 1 leads to the formation of the output element OR 3 logical 1, which is fed to the clock inputs of the flip-flops 6 - 10 and the element 4 of the cutoff delay pulses, from the summing output of the logic element OR 3 logical 1 is fed to the control triggers 11 and 12. From the output of the slice delay element 4, the pulses imitate an inverted signal (logical o) to the up and down inputs of the switches 19 and 20 and, I affect the switching circuits of the switches I, connects through the switch 19 the output trigger line 9 s entrance The control trigger line 11, through switch 20, the output trigger line 10 with a single control trigger line 12.

As a result of this compound

An annular shift register is formed from bit triggers 5 to 12. After the contacts of switch 1 are opened, the sync inputs of triggers 5 to 12 create a negative voltage drop, which shifts the recorded information to the right by one bit. After the contacts of switch 1 control are opened logical supply voltage on the switches 19 and

20 is stored at the time of information shift in the register for one bit due to the element 4 of the pulse slice cutoff. Thus, each closure and opening of the contacts of the switch 1 leads to a shift of information to the right by one bit in the register of triggers 5 - 12.

The contact closure of the switch 2 forms at the other output of the element OR 3 logical 1, which is fed to the clock inputs

bit triggers 13-18, from the summing output of the element OR 3 lo-. Physical 1 is applied to the synchronization outputs of the control triggers 11 and 12. When the contacts of switch 2 are closed and opened, logical 1 is kept at the control inputs of the switches 19 and 20. Therefore, the sampling circuit of switches 19 and 20 connects through switch 19 an output line of a trigger 17 to an input line of a control trigger 11j via switch 20 — an output line of a trigger 18 with an input line of a control trigger 12. This connection forms a ring shift register of trigger 11-18 After opening the contacts of the switch 2, the synchronization inputs of the trigger 11-18 create a negative voltage drop, which causes the recorded information to shift to the right by one bit. Thus, the information recorded

0

15

20

in one register, can switch to another register using switches 19 and 20.

By playing a game situation block, the player arbitrarily makes up the light pattern that is in the game. The field may look like eight luminous indicator elements (for example, 21, 22, 24, 25, 32, 31, 30 and 28). With the help of the control unit, the player shifts the luminous elements to achieve the result of the game, which may consist in mixing the indicators 21, 23, 25, 27, 29, 31, 33 and 34.

To achieve the result of the game, the player must use a definite; Lenten algorithmic processes that he can build on the basis of the emerging light patterns on the game panel.

The use of the present invention increases the fun of the game.

Tlf37 G 38 r ZZ G W G

CHYKTSM

36 (21)

37 (22)

38 (23}

39 (24)

(25)

oA8 (zz;

.2

Claims (1)

ELECTRONIC GAME, comprising "switches, a switch, a delay element and indication elements located on the game panel, characterized in that, in order to increase amusement, it has an OR element, bit triggers, control triggers and an additional switch, this is the first output of the OR element connected to the input of the delay element and the first inputs of the first, second, third, fourth, fifth and sixth bit triggers, the second output of the OR element is connected to the first inputs of the seventh, eighth, ninth, tenth, o of the eleventh and twelfth bit triggers, the third output of the OR element is connected to the first inputs of the first and second control triggers, the second inputs of which are connected to the outputs of the corresponding main and additional switches, the output of the first bit trigger is connected to the first indicator element and the second input of the second bit trigger, which the output is connected to the second indicator element and the second input of the third discharge trigger, connected by the output to the third indicator element and the second input at the fourth bit trigger, connected by the output to the fourth indicator element and the second input of the fifth bit trigger, which is connected by the output to the fifth indicator element and the second input of the main switch, the output of the first control trigger is connected to the second input of the sixth bit trigger, the sixth indicator element and the second input of the twelfth bit trigger, which is connected to the seventh indicator element by the output, the second input of the additional switch connected by the third input to the output of the sixth bit trigger and the eighth indicator element, the output of the seventh bit trigger is connected to the ninth. the indicative and second input of the eighth bit trigger, connected by the output with the tenth indication amentum and the second input of the ninth bit trigger, which is connected by the output to the eleventh indicator element and the second input of the tenth bit trigger, connected by the output to the twelfth indicator element and the second input of the eleventh bit , which is connected with the output to the thirteenth indicator element and the third input, the main switch house, the output of the second control trigger is connected to the thirteenth indicator element and the second inputs of the first and seventh bit triggers, and the installation inputs of all the triggers are connected to one of the terminals of the first control switch, the third inputs of all the triggers are connected to the terminals of the corresponding switches, and the inputs of the OR element are connected to the first terminals of the second and third control switches whose second conclusions are electrically connected.