SU1087092A3 - Интегральна схема (ее варианты) - Google Patents
Интегральна схема (ее варианты) Download PDFInfo
- Publication number
- SU1087092A3 SU1087092A3 SU802921354A SU2921354A SU1087092A3 SU 1087092 A3 SU1087092 A3 SU 1087092A3 SU 802921354 A SU802921354 A SU 802921354A SU 2921354 A SU2921354 A SU 2921354A SU 1087092 A3 SU1087092 A3 SU 1087092A3
- Authority
- SU
- USSR - Soviet Union
- Prior art keywords
- input
- power
- transistor
- bus
- potential
- Prior art date
Links
- 238000012986 modification Methods 0.000 title 1
- 230000004048 modification Effects 0.000 title 1
- 238000007493 shaping process Methods 0.000 claims description 17
- 230000001172 regenerating effect Effects 0.000 abstract 1
- 239000003990 capacitor Substances 0.000 description 10
- 230000005669 field effect Effects 0.000 description 7
- 230000005611 electricity Effects 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Electronic Switches (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/039,882 US4307306A (en) | 1979-05-17 | 1979-05-17 | IC Clamping circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SU1087092A3 true SU1087092A3 (ru) | 1984-04-15 |
Family
ID=21907839
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SU802921354A SU1087092A3 (ru) | 1979-05-17 | 1980-05-16 | Интегральна схема (ее варианты) |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4307306A (enExample) |
| JP (1) | JPS55158739A (enExample) |
| CH (1) | CH627912B (enExample) |
| DE (1) | DE3018604A1 (enExample) |
| SU (1) | SU1087092A3 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56153832A (en) * | 1980-04-30 | 1981-11-28 | Nec Corp | Digital to analog converter |
| JPS58133234A (ja) * | 1982-02-03 | 1983-08-08 | セイコーインスツルメンツ株式会社 | 脈拍検出回路 |
| US4591745A (en) * | 1984-01-16 | 1986-05-27 | Itt Corporation | Power-on reset pulse generator |
| JPH01272229A (ja) * | 1987-07-24 | 1989-10-31 | Nec Corp | Cmos入力回路 |
| JPH0797721B2 (ja) * | 1987-10-08 | 1995-10-18 | 原田工業株式会社 | 自動車用アンテナ制御装置 |
| JPH01280923A (ja) * | 1988-05-07 | 1989-11-13 | Mitsubishi Electric Corp | 半導体集積回路装置 |
| US5256919A (en) * | 1990-06-05 | 1993-10-26 | Heikka Marttila Oy | Method for preventing the oscillation of an RF power module |
| DE4234402A1 (de) * | 1992-10-07 | 1994-04-14 | Siemens Ag | Anordnung zum Übertragen von Binärsignalen über eine Signalleitung |
| US5319259A (en) * | 1992-12-22 | 1994-06-07 | National Semiconductor Corp. | Low voltage input and output circuits with overvoltage protection |
| JP2643872B2 (ja) * | 1994-11-29 | 1997-08-20 | 日本電気株式会社 | ボンディング・オプション回路 |
| WO2008087015A2 (de) * | 2007-01-16 | 2008-07-24 | Atmel Germany Gmbh | Integrierter schaltkreis |
| US11994888B2 (en) | 2022-07-18 | 2024-05-28 | Nxp Usa, Inc. | Power supply handling for multiple package configurations |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3159751A (en) * | 1960-11-25 | 1964-12-01 | Ibm | Clamp circuit with a shunt unilateral discharge path |
| US3191067A (en) * | 1962-10-23 | 1965-06-22 | Zimmerman Herbert | Logical gating and routing circuit |
| US3303843A (en) * | 1964-04-20 | 1967-02-14 | Bunker Ramo | Amplifying circuit with controlled disabling means |
| US3636385A (en) * | 1970-02-13 | 1972-01-18 | Ncr Co | Protection circuit |
| US3878405A (en) * | 1972-07-13 | 1975-04-15 | Teradyne Inc | Switching circuitry for logical testing of network connections |
| DE2414348A1 (de) * | 1974-03-25 | 1975-10-02 | Siemens Ag | Schaltungsanordnung zum schutz von auf einem halbleiter-chip integrierten mosschaltkreisen |
| US4094139A (en) * | 1975-09-12 | 1978-06-13 | Citizen Watch Company Limited | Display control circuit for electronic timepiece |
| GB1578657A (en) * | 1976-05-25 | 1980-11-05 | Ebauches Sa | Electronic circuit for electronic watch |
-
1979
- 1979-05-17 US US06/039,882 patent/US4307306A/en not_active Expired - Lifetime
-
1980
- 1980-05-14 DE DE19803018604 patent/DE3018604A1/de not_active Ceased
- 1980-05-16 CH CH385780A patent/CH627912B/de not_active IP Right Cessation
- 1980-05-16 JP JP6585380A patent/JPS55158739A/ja active Granted
- 1980-05-16 SU SU802921354A patent/SU1087092A3/ru active
Non-Patent Citations (1)
| Title |
|---|
| 1. Патент US № 3636385, кл. Н 03 К 17/60, 1972. 2. Патент US № 4130988, кл. G 04 С 17/00, 1978 (прототип). * |
Also Published As
| Publication number | Publication date |
|---|---|
| CH627912GA3 (enExample) | 1982-02-15 |
| CH627912B (de) | |
| JPS6333734B2 (enExample) | 1988-07-06 |
| US4307306A (en) | 1981-12-22 |
| JPS55158739A (en) | 1980-12-10 |
| DE3018604A1 (de) | 1980-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| SU1087092A3 (ru) | Интегральна схема (ее варианты) | |
| US4542310A (en) | CMOS bootstrapped pull up circuit | |
| GB1589414A (en) | Fet driver circuits | |
| US5151620A (en) | CMOS input buffer with low power consumption | |
| EP0086090B1 (en) | Drive circuit for capacitive loads | |
| JPS63112893A (ja) | 半導体集積回路 | |
| US4365174A (en) | Pulse counter type circuit for power-up indication | |
| JPS6077521A (ja) | トライステ−ト・ドライバ回路 | |
| US4129794A (en) | Electrical integrated circuit chips | |
| US3646369A (en) | Multiphase field effect transistor dc driver | |
| EP0032017B1 (en) | Bootstrap circuit | |
| EP0059722B1 (en) | Clocked igfet logic circuit | |
| US4347448A (en) | Buffer circuit for semiconductor memory | |
| JP3513218B2 (ja) | インタフェース回路及びこれを具える電圧上昇回路 | |
| CA1068820A (en) | Low power detector circuit | |
| US5744982A (en) | Input buffer circuit | |
| US3818249A (en) | Pulse generating circuit | |
| US6476651B1 (en) | Power-off detection circuit | |
| EP0244587B1 (en) | Complementary input circuit | |
| JPS58102390A (ja) | センス回路 | |
| KR100231139B1 (ko) | 리세트 신호 발생 회로 | |
| US4496852A (en) | Low power clock generator | |
| JPH0589265A (ja) | 積分回路 | |
| SU1681335A1 (ru) | Формирователь напр жени смещени подложки | |
| SU1138940A1 (ru) | Устройство согласовани уровней напр жени /его варианты/ |