SU1068050A3 - Устройство дл синхронизации основной и резервной вычислительных машин - Google Patents
Устройство дл синхронизации основной и резервной вычислительных машин Download PDFInfo
- Publication number
- SU1068050A3 SU1068050A3 SU742073064A SU2073064A SU1068050A3 SU 1068050 A3 SU1068050 A3 SU 1068050A3 SU 742073064 A SU742073064 A SU 742073064A SU 2073064 A SU2073064 A SU 2073064A SU 1068050 A3 SU1068050 A3 SU 1068050A3
- Authority
- SU
- USSR - Soviet Union
- Prior art keywords
- computer
- inputs
- outputs
- reserve
- unit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/165—Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1695—Error detection or correction of the data by redundancy in hardware which are operating with time diversity
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
- H04Q3/54558—Redundancy, stand-by
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
- Apparatus For Radiation Diagnosis (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SE7314713A SE369345B (enExample) | 1973-10-30 | 1973-10-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| SU1068050A3 true SU1068050A3 (ru) | 1984-01-15 |
Family
ID=20318960
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| SU742073064A SU1068050A3 (ru) | 1973-10-30 | 1974-10-29 | Устройство дл синхронизации основной и резервной вычислительных машин |
Country Status (20)
| Country | Link |
|---|---|
| JP (1) | JPS5826053B2 (enExample) |
| BE (1) | BE821638A (enExample) |
| BR (1) | BR7408994D0 (enExample) |
| CA (1) | CA1026871A (enExample) |
| CH (1) | CH593520A5 (enExample) |
| CS (1) | CS216670B2 (enExample) |
| DD (1) | DD115960A5 (enExample) |
| DK (1) | DK143819C (enExample) |
| ES (1) | ES431448A1 (enExample) |
| FI (1) | FI56456C (enExample) |
| FR (1) | FR2249388B1 (enExample) |
| GB (1) | GB1484331A (enExample) |
| HU (1) | HU170964B (enExample) |
| IN (1) | IN141771B (enExample) |
| IT (1) | IT1025327B (enExample) |
| NL (1) | NL188871C (enExample) |
| NO (1) | NO141282C (enExample) |
| SE (1) | SE369345B (enExample) |
| SU (1) | SU1068050A3 (enExample) |
| YU (1) | YU36232B (enExample) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3416138A (en) * | 1965-08-25 | 1968-12-10 | Bell Telephone Labor Inc | Data processor and method for operation thereof |
| DE2117128A1 (de) * | 1971-04-07 | 1972-10-19 | Siemens Ag | Verfahren zum Ein- und Ausschalten von Systemeinheiten in einem modular aufgebauten Verarbeitungssystem |
| FR2182259A5 (enExample) * | 1972-04-24 | 1973-12-07 | Cii |
-
1973
- 1973-10-30 SE SE7314713A patent/SE369345B/xx unknown
-
1974
- 1974-10-10 IN IN2272/CAL/74A patent/IN141771B/en unknown
- 1974-10-14 FI FI2991/74A patent/FI56456C/sv active
- 1974-10-23 NL NLAANVRAGE7413875,A patent/NL188871C/xx not_active IP Right Cessation
- 1974-10-24 GB GB46126/74A patent/GB1484331A/en not_active Expired
- 1974-10-28 FR FR7435993A patent/FR2249388B1/fr not_active Expired
- 1974-10-28 YU YU2871/74A patent/YU36232B/xx unknown
- 1974-10-28 DD DD181961A patent/DD115960A5/xx unknown
- 1974-10-29 BE BE150019A patent/BE821638A/xx not_active IP Right Cessation
- 1974-10-29 SU SU742073064A patent/SU1068050A3/ru active
- 1974-10-29 CH CH1450174A patent/CH593520A5/xx not_active IP Right Cessation
- 1974-10-29 BR BR8994/74A patent/BR7408994D0/pt unknown
- 1974-10-29 CA CA212,572A patent/CA1026871A/en not_active Expired
- 1974-10-29 HU HU74EI00000571A patent/HU170964B/hu unknown
- 1974-10-29 ES ES431448A patent/ES431448A1/es not_active Expired
- 1974-10-29 JP JP49124827A patent/JPS5826053B2/ja not_active Expired
- 1974-10-29 DK DK563174A patent/DK143819C/da not_active IP Right Cessation
- 1974-10-29 NO NO743886A patent/NO141282C/no unknown
- 1974-10-30 IT IT28970/74A patent/IT1025327B/it active
- 1974-10-30 CS CS747410A patent/CS216670B2/cs unknown
Non-Patent Citations (1)
| Title |
|---|
| 1. Авторское свидетельство СССР 224898, кл.С 06 F 1/04, 1967. 2. Патент US 3761884, кл. 340-172.5, 1973 (прототип). * |
Also Published As
| Publication number | Publication date |
|---|---|
| AU7453074A (en) | 1976-04-29 |
| BE821638A (fr) | 1975-02-17 |
| FR2249388B1 (enExample) | 1978-08-11 |
| DK143819C (da) | 1982-03-29 |
| ES431448A1 (es) | 1976-09-01 |
| DD115960A5 (enExample) | 1975-10-20 |
| NO141282C (no) | 1980-02-06 |
| IN141771B (enExample) | 1977-04-16 |
| FI56456C (fi) | 1980-01-10 |
| FI56456B (fi) | 1979-09-28 |
| CA1026871A (en) | 1978-02-21 |
| FR2249388A1 (enExample) | 1975-05-23 |
| NL188871C (nl) | 1992-10-16 |
| GB1484331A (en) | 1977-09-01 |
| HU170964B (hu) | 1977-10-28 |
| JPS5075751A (enExample) | 1975-06-21 |
| NL7413875A (nl) | 1975-05-02 |
| YU36232B (en) | 1982-02-25 |
| NO743886L (enExample) | 1975-05-26 |
| JPS5826053B2 (ja) | 1983-05-31 |
| YU287174A (en) | 1981-04-30 |
| IT1025327B (it) | 1978-08-10 |
| BR7408994D0 (pt) | 1975-08-26 |
| NO141282B (no) | 1979-10-29 |
| DK143819B (da) | 1981-10-12 |
| DK563174A (enExample) | 1975-06-30 |
| FI299174A7 (enExample) | 1975-05-01 |
| CH593520A5 (enExample) | 1977-12-15 |
| SE369345B (enExample) | 1974-08-19 |
| CS216670B2 (en) | 1982-11-26 |
| NL188871B (nl) | 1992-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4503490A (en) | Distributed timing system | |
| EP0135879B1 (en) | Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system | |
| EP0217937A1 (en) | MEMORY CONTROL CIRCUIT ALLOWING A MICROCOMPUTER SYSTEM TO USE STATIC AND DYNAMIC SELECTIVE ACCESS MEMORIES. | |
| SU1068050A3 (ru) | Устройство дл синхронизации основной и резервной вычислительных машин | |
| JPS63182729A (ja) | 入力回路 | |
| SU1343418A1 (ru) | Устройство дл контрол хода программ | |
| SU1695317A1 (ru) | Резервируема вычислительна система | |
| SU1236492A1 (ru) | Канал обмена многомашинного комплекса | |
| SU1439598A1 (ru) | Устройство дл контрол дуплексно вычислительной системы | |
| JP2617575B2 (ja) | データ速度変換回路 | |
| SU1622935A1 (ru) | Асинхронный распределитель | |
| SU798853A1 (ru) | Процессор с реконфигурацией | |
| SU1374235A1 (ru) | Устройство дл резервировани и восстановлени микропроцессорной системы | |
| JP2517943B2 (ja) | タイマ装置 | |
| US5053941A (en) | Asynchronous micro-machine/interface | |
| SU1113790A1 (ru) | Устройство дл сопр жени электронной вычислительной машины с каналами св зи | |
| SU1372329A2 (ru) | Устройство дл управлени каналами | |
| SU1580361A1 (ru) | Устройство микропрограммного управлени | |
| SU941978A1 (ru) | Устройство дл обмена информацией | |
| SU1251075A1 (ru) | Устройство дл распаковки команд | |
| SU1003064A1 (ru) | Устройство дл обмена информацией | |
| SU1383374A1 (ru) | Устройство дл контрол интерфейса ввода-вывода | |
| SU789990A1 (ru) | Устройство дл сопр жени | |
| JPS61289749A (ja) | シリアルデ−タ転送装置 | |
| JPH02280263A (ja) | マイクロプロセッサ |