SG166738A1 - Method for manufacturing soi substrate and soi substrate - Google Patents

Method for manufacturing soi substrate and soi substrate

Info

Publication number
SG166738A1
SG166738A1 SG201003094-8A SG2010030948A SG166738A1 SG 166738 A1 SG166738 A1 SG 166738A1 SG 2010030948 A SG2010030948 A SG 2010030948A SG 166738 A1 SG166738 A1 SG 166738A1
Authority
SG
Singapore
Prior art keywords
substrate
bond
soi substrate
bonding
base substrate
Prior art date
Application number
SG201003094-8A
Other languages
English (en)
Inventor
Naoki Okuno
Original Assignee
Semiconductor Energy Lab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Lab filed Critical Semiconductor Energy Lab
Publication of SG166738A1 publication Critical patent/SG166738A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Laser Beam Processing (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Element Separation (AREA)
SG201003094-8A 2009-05-14 2010-04-30 Method for manufacturing soi substrate and soi substrate SG166738A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009117263 2009-05-14

Publications (1)

Publication Number Publication Date
SG166738A1 true SG166738A1 (en) 2010-12-29

Family

ID=43068849

Family Applications (1)

Application Number Title Priority Date Filing Date
SG201003094-8A SG166738A1 (en) 2009-05-14 2010-04-30 Method for manufacturing soi substrate and soi substrate

Country Status (6)

Country Link
US (2) US8043938B2 (zh)
JP (1) JP5666827B2 (zh)
KR (1) KR101562522B1 (zh)
CN (2) CN105047601A (zh)
SG (1) SG166738A1 (zh)
TW (1) TWI515779B (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011029609A (ja) * 2009-06-26 2011-02-10 Semiconductor Energy Lab Co Ltd Ｓｏｉ基板の作製方法およびｓｏｉ基板
JP5866088B2 (ja) * 2009-11-24 2016-02-17 株式会社半導体エネルギー研究所 Ｓｏｉ基板の作製方法
US8288249B2 (en) * 2010-01-26 2012-10-16 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
US8476147B2 (en) * 2010-02-03 2013-07-02 Semiconductor Energy Laboratory Co., Ltd. SOI substrate and manufacturing method thereof
CN102543669A (zh) * 2010-12-09 2012-07-04 无锡华润上华半导体有限公司 半导体器件制造方法
CN103594411A (zh) * 2012-08-13 2014-02-19 中芯国际集成电路制造(上海)有限公司 绝缘体上锗硅的形成方法
JP6086031B2 (ja) 2013-05-29 2017-03-01 信越半導体株式会社 貼り合わせウェーハの製造方法
US20150340228A1 (en) * 2014-05-14 2015-11-26 Tokyo Electron Limited Germanium-containing semiconductor device and method of forming
WO2019090729A1 (zh) * 2017-11-10 2019-05-16 深圳市柔宇科技有限公司 柔性显示屏及其切割修边方法
DE102018200029A1 (de) * 2018-01-03 2019-07-04 Trumpf Laser- Und Systemtechnik Gmbh Verfahren und Laserbearbeitungsmaschine zur Oberflächenstrukturierung lasertransparenter Werkstücke
WO2020081226A1 (en) * 2018-10-15 2020-04-23 Mattson Technology, Inc. Ozone for selective hydrophilic surface treatment
CN110349843B (zh) * 2019-07-26 2021-12-21 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、生物识别器件、显示装置

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04304653A (ja) * 1991-04-02 1992-10-28 Fujitsu Ltd 半導体装置及びその製造方法
FR2681472B1 (fr) 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
JPH10189406A (ja) * 1996-12-27 1998-07-21 Fujikoshi Mach Corp 鏡面ウェーハの接合装置
TW376585B (en) * 1997-03-26 1999-12-11 Canon Kk Semiconductor substrate and process for producing same
JPH10284431A (ja) * 1997-04-11 1998-10-23 Sharp Corp Ｓｏｉ基板の製造方法
US6191007B1 (en) 1997-04-28 2001-02-20 Denso Corporation Method for manufacturing a semiconductor substrate
JPH1145862A (ja) 1997-07-24 1999-02-16 Denso Corp 半導体基板の製造方法
JP2000012864A (ja) 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd 半導体装置の作製方法
US6380019B1 (en) 1998-11-06 2002-04-30 Advanced Micro Devices, Inc. Method of manufacturing a transistor with local insulator structure
US6362078B1 (en) * 1999-02-26 2002-03-26 Intel Corporation Dynamic threshold voltage device and methods for fabricating dynamic threshold voltage devices
JP2004111521A (ja) * 2002-09-17 2004-04-08 Shin Etsu Handotai Co Ltd Ｓｏｉウエーハおよびその製造方法
FR2855650B1 (fr) 2003-05-30 2006-03-03 Soitec Silicon On Insulator Substrats pour systemes contraints et procede de croissance cristalline sur un tel substrat
JP5110772B2 (ja) 2004-02-03 2012-12-26 株式会社半導体エネルギー研究所 半導体薄膜層を有する基板の製造方法
US7507638B2 (en) * 2004-06-30 2009-03-24 Freescale Semiconductor, Inc. Ultra-thin die and method of fabricating same
JP2006303087A (ja) * 2005-04-19 2006-11-02 Sumco Corp シリコンウェーハの貼り合わせ方法および貼り合わせ装置
US7288458B2 (en) 2005-12-14 2007-10-30 Freescale Semiconductor, Inc. SOI active layer with different surface orientation
JP4839818B2 (ja) * 2005-12-16 2011-12-21 信越半導体株式会社 貼り合わせ基板の製造方法
EP1975998A3 (en) 2007-03-26 2013-12-04 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a plurality of island-shaped SOI structures
KR101443580B1 (ko) * 2007-05-11 2014-10-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Soi구조를 갖는 기판
EP1993128A3 (en) * 2007-05-17 2010-03-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing soi substrate
SG160295A1 (en) 2008-09-29 2010-04-29 Semiconductor Energy Lab Method for manufacturing semiconductor device

Also Published As

Publication number Publication date
CN101887842B (zh) 2015-07-22
JP2010287883A (ja) 2010-12-24
US8043938B2 (en) 2011-10-25
TWI515779B (zh) 2016-01-01
US8633570B2 (en) 2014-01-21
KR101562522B1 (ko) 2015-10-22
CN101887842A (zh) 2010-11-17
TW201115635A (en) 2011-05-01
US20100291752A1 (en) 2010-11-18
CN105047601A (zh) 2015-11-11
KR20100123619A (ko) 2010-11-24
US20120012986A1 (en) 2012-01-19
JP5666827B2 (ja) 2015-02-12

Similar Documents

Publication Publication Date Title
SG166738A1 (en) Method for manufacturing soi substrate and soi substrate
TW200943477A (en) Method for manufacturing SOI substrate
SG160300A1 (en) Method for manufacturing soi substrate
WO2012057893A3 (en) Multiple bonding layers for thin-wafer handling
TW200943476A (en) Manufacturing method of SOI substrate
SG166060A1 (en) Method of manufacturing soi substrate
TW200943387A (en) Method for manufacturing SOI substrate
WO2012048137A3 (en) Flexible circuits and methods for making the same
EP3598485A3 (en) Bonded substrate and method for manufacturing bonded substrate
FR2963982B1 (fr) Procede de collage a basse temperature
WO2012015550A3 (en) Semiconductor device and structure
TW200746276A (en) Method for bonding a semiconductor substrate to a metal substrate
EP1978554A3 (en) Method for manufacturing semiconductor substrate comprising implantation and separation steps
TW201612949A (en) Method for permanent bonding of wafers
SG159484A1 (en) Method of manufacturing soi substrate
GB2541146A (en) Method of manufacturing a germanium-on-insulator substrate
WO2011129548A3 (en) Substrate assembly for crystal growth and fabricating method for light emitting device using the same
WO2012051618A3 (en) Method for producing gallium nitride substrates for electronic and optoelectronic devices
IN2014CN02652A (zh)
TW201130046A (en) Semiconductor device and process for production of semiconductor device
TW200723417A (en) Semiconductor package structure and method for separating package of wafer level package
SG138543A1 (en) Method of producing bonded wafer
IN2014DN10143A (zh)
EP2579296A4 (en) MANUFACTURING PROCESS FOR JOINT WAFERS
SG163481A1 (en) Method for manufacturing soi substrate and semiconductor device