SG162813A1 - Double plasma utbox - Google Patents

Double plasma utbox

Info

Publication number
SG162813A1
SG162813A1 SG201004392-5A SG2010043925A SG162813A1 SG 162813 A1 SG162813 A1 SG 162813A1 SG 2010043925 A SG2010043925 A SG 2010043925A SG 162813 A1 SG162813 A1 SG 162813A1
Authority
SG
Singapore
Prior art keywords
bonded
substrates
carried out
utbox
plasma activation
Prior art date
Application number
SG201004392-5A
Other languages
English (en)
Inventor
Ionut Rado
Audrey Lambert
Original Assignee
Soitec Silicon On Insulator
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec Silicon On Insulator filed Critical Soitec Silicon On Insulator
Publication of SG162813A1 publication Critical patent/SG162813A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/26—Web or sheet containing structurally defined element or component, the element or component having a specified physical dimension
    • Y10T428/263—Coating layer not in excess of 5 mils thick or equivalent
    • Y10T428/264—Up to 3 mils
    • Y10T428/265—1 mil or less

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Golf Clubs (AREA)
  • Slot Machines And Peripheral Devices (AREA)
  • Lock And Its Accessories (AREA)
  • Formation Of Insulating Films (AREA)
  • Compounds Of Alkaline-Earth Elements, Aluminum Or Rare-Earth Metals (AREA)
  • Oxygen, Ozone, And Oxides In General (AREA)
  • Solid-Sorbent Or Filter-Aiding Compositions (AREA)
  • Recrystallisation Techniques (AREA)
SG201004392-5A 2006-12-18 2007-10-12 Double plasma utbox SG162813A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0655608A FR2910177B1 (fr) 2006-12-18 2006-12-18 Couche tres fine enterree

Publications (1)

Publication Number Publication Date
SG162813A1 true SG162813A1 (en) 2010-07-29

Family

ID=38057349

Family Applications (2)

Application Number Title Priority Date Filing Date
SG201004392-5A SG162813A1 (en) 2006-12-18 2007-10-12 Double plasma utbox
SG200716850-3A SG144023A1 (en) 2006-12-18 2007-10-12 Double plasma utbox

Family Applications After (1)

Application Number Title Priority Date Filing Date
SG200716850-3A SG144023A1 (en) 2006-12-18 2007-10-12 Double plasma utbox

Country Status (10)

Country Link
US (1) US20080145650A1 (ko)
EP (1) EP1936667B1 (ko)
JP (1) JP2008177531A (ko)
KR (1) KR100944235B1 (ko)
CN (1) CN100527357C (ko)
AT (1) ATE458270T1 (ko)
DE (1) DE602007004811D1 (ko)
FR (1) FR2910177B1 (ko)
SG (2) SG162813A1 (ko)
TW (1) TW200847240A (ko)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2931585B1 (fr) * 2008-05-26 2010-09-03 Commissariat Energie Atomique Traitement de surface par plasma d'azote dans un procede de collage direct
SG177816A1 (en) * 2010-07-15 2012-02-28 Soitec Silicon On Insulator Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
US8481406B2 (en) 2010-07-15 2013-07-09 Soitec Methods of forming bonded semiconductor structures
FR2987166B1 (fr) 2012-02-16 2017-05-12 Soitec Silicon On Insulator Procede de transfert d'une couche
FR2992772B1 (fr) * 2012-06-28 2014-07-04 Soitec Silicon On Insulator Procede de realisation de structure composite avec collage de type metal/metal
JP6117134B2 (ja) * 2014-03-13 2017-04-19 信越化学工業株式会社 複合基板の製造方法

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0391227A (ja) * 1989-09-01 1991-04-16 Nippon Soken Inc 半導体基板の接着方法
JP3294934B2 (ja) * 1994-03-11 2002-06-24 キヤノン株式会社 半導体基板の作製方法及び半導体基板
JP3917219B2 (ja) * 1995-12-15 2007-05-23 Ｓｕｍｃｏ Ｔｅｃｈｘｉｖ株式会社 貼り合わせｓｏｉウェーハの製造方法
JP2877800B2 (ja) * 1997-03-27 1999-03-31 キヤノン株式会社 複合部材の分離方法、分離された部材、分離装置、半導体基体の作製方法および半導体基体
AU9296098A (en) * 1997-08-29 1999-03-16 Sharon N. Farrens In situ plasma wafer bonding method
JP3582566B2 (ja) * 1997-12-22 2004-10-27 三菱住友シリコン株式会社 Ｓｏｉ基板の製造方法
US6171982B1 (en) * 1997-12-26 2001-01-09 Canon Kabushiki Kaisha Method and apparatus for heat-treating an SOI substrate and method of preparing an SOI substrate by using the same
JPH11251207A (ja) * 1998-03-03 1999-09-17 Canon Inc Ｓｏｉ基板及びその製造方法並びにその製造設備
US6653209B1 (en) * 1999-09-30 2003-11-25 Canon Kabushiki Kaisha Method of producing silicon thin film, method of constructing SOI substrate and semiconductor device
JP2002231692A (ja) * 2001-01-30 2002-08-16 Sony Corp 半導体製造装置
US6780759B2 (en) * 2001-05-09 2004-08-24 Silicon Genesis Corporation Method for multi-frequency bonding
FR2874455B1 (fr) * 2004-08-19 2008-02-08 Soitec Silicon On Insulator Traitement thermique avant collage de deux plaquettes
US6995075B1 (en) * 2002-07-12 2006-02-07 Silicon Wafer Technologies Process for forming a fragile layer inside of a single crystalline substrate
AU2003270040A1 (en) * 2002-08-29 2004-03-19 Massachusetts Institute Of Technology Fabrication method for a monocrystalline semiconductor layer on a substrate
US6911375B2 (en) * 2003-06-02 2005-06-28 International Business Machines Corporation Method of fabricating silicon devices on sapphire with wafer bonding at low temperature
US6833195B1 (en) * 2003-08-13 2004-12-21 Intel Corporation Low temperature germanium transfer
WO2005022610A1 (ja) * 2003-09-01 2005-03-10 Sumco Corporation 貼り合わせウェーハの製造方法
US20050067377A1 (en) * 2003-09-25 2005-03-31 Ryan Lei Germanium-on-insulator fabrication utilizing wafer bonding
US20070110917A1 (en) * 2003-12-02 2007-05-17 Bondtech, Inc Bonding method, device formed by such method, surface activating unit and bonding apparatus comprising such unit
JP2006080314A (ja) * 2004-09-09 2006-03-23 Canon Inc 結合基板の製造方法
FR2876220B1 (fr) * 2004-10-06 2007-09-28 Commissariat Energie Atomique Procede d'elaboration de structures empilees mixtes, a zones isolantes diverses et/ou zones de conduction electrique verticale localisees.
US7105897B2 (en) * 2004-10-28 2006-09-12 Taiwan Semiconductor Manufacturing Company Semiconductor structure and method for integrating SOI devices and bulk devices
KR100634528B1 (ko) * 2004-12-03 2006-10-16 삼성전자주식회사 단결정 실리콘 필름의 제조방법
KR100601976B1 (ko) * 2004-12-08 2006-07-18 삼성전자주식회사 스트레인 실리콘 온 인슐레이터 구조체 및 그 제조방법
US8138061B2 (en) * 2005-01-07 2012-03-20 International Business Machines Corporation Quasi-hydrophobic Si-Si wafer bonding using hydrophilic Si surfaces and dissolution of interfacial bonding oxide
JP5128761B2 (ja) * 2005-05-19 2013-01-23 信越化学工業株式会社 Ｓｏｉウエーハの製造方法
KR20080033341A (ko) * 2005-08-03 2008-04-16 엠이엠씨 일렉트로닉 머티리얼즈, 인크. 스트레인드 실리콘 층 내에 개선된 결정화도를 갖는스트레인드 실리콘 온 인슐레이터 구조

Also Published As

Publication number Publication date
JP2008177531A (ja) 2008-07-31
KR100944235B1 (ko) 2010-02-24
CN100527357C (zh) 2009-08-12
SG144023A1 (en) 2008-07-29
FR2910177B1 (fr) 2009-04-03
DE602007004811D1 (de) 2010-04-01
TW200847240A (en) 2008-12-01
CN101207021A (zh) 2008-06-25
FR2910177A1 (fr) 2008-06-20
ATE458270T1 (de) 2010-03-15
EP1936667B1 (fr) 2010-02-17
EP1936667A1 (fr) 2008-06-25
KR20080056630A (ko) 2008-06-23
US20080145650A1 (en) 2008-06-19

Similar Documents

Publication Publication Date Title
SG162813A1 (en) Double plasma utbox
WO2010051212A3 (en) Cyclic olefin compositions for temporary wafer bonding
WO2012057893A3 (en) Multiple bonding layers for thin-wafer handling
WO2005079198A3 (en) Wafer bonded virtual substrate and method for forming the same
TW200729356A (en) A method of fabricating a composite substrate
WO2007130471A3 (en) Systems and methods for high density multi-component modules
MY155481A (en) Bonding method and bonding apparatus
WO2010063993A3 (en) Article and method of surface treatment of an article
TW200744120A (en) Semiconductor structure, semiconductor wafer and method for fabricating the same
TW200705603A (en) Dicing die adhesive film for semiconductor
WO2012092614A3 (en) Abrasive article and method of forming
ATE529891T1 (de) Stickstoffplasma-oberflächenbehandlung in einem direktbindungsverfahren
TW200618113A (en) Manufacturing method of semiconductor device and the semiconductor device made by using the same
TW201110401A (en) Method of producing solar cell module
WO2009075196A1 (ja) 半導体加工用両面粘着テープ及び半導体加工用テープ
WO2009044938A3 (en) Method of forming a ceramic silicon oxide type coating, method of producing an inorganic base material, agent for forming a ceramic silicon oxide type coating, and semiconductor device
WO2009060693A1 (ja) デバイスおよびデバイス製造方法
SG166738A1 (en) Method for manufacturing soi substrate and soi substrate
WO2009092799A3 (fr) Objet comportant un element graphique reporte sur un support et procede de realisation d'un tel objet
TW200629462A (en) Supporting plate attaching method
TW200640283A (en) Method of manufacturing an organic electronic device
WO2010127320A3 (en) Methods for wafer bonding, and for nucleating bonding nanophases
TW200725818A (en) Wafer-level chip package process
EP2154710A3 (en) Substrate joining method and 3-D semiconductor device
SG138543A1 (en) Method of producing bonded wafer