SE435555B - Metod for avbrytning av ett dodlegestillstand, som kan upptreda vid en styrenhet for perifera organ, och system for genomforande av metoden - Google Patents
Metod for avbrytning av ett dodlegestillstand, som kan upptreda vid en styrenhet for perifera organ, och system for genomforande av metodenInfo
- Publication number
- SE435555B SE435555B SE7903133A SE7903133A SE435555B SE 435555 B SE435555 B SE 435555B SE 7903133 A SE7903133 A SE 7903133A SE 7903133 A SE7903133 A SE 7903133A SE 435555 B SE435555 B SE 435555B
- Authority
- SE
- Sweden
- Prior art keywords
- control unit
- busy
- signal
- counter
- output
- Prior art date
Links
- 230000002093 peripheral effect Effects 0.000 title claims description 12
- 238000000034 method Methods 0.000 title claims description 11
- 210000000056 organ Anatomy 0.000 title description 5
- 238000012545 processing Methods 0.000 claims description 41
- 230000004044 response Effects 0.000 claims description 37
- 230000006870 function Effects 0.000 claims description 18
- 230000009471 action Effects 0.000 claims description 4
- 230000000977 initiatory effect Effects 0.000 claims description 4
- 230000000694 effects Effects 0.000 description 6
- 238000001514 detection method Methods 0.000 description 4
- 238000012544 monitoring process Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 108010076504 Protein Sorting Signals Proteins 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000002853 ongoing effect Effects 0.000 description 1
- 230000008520 organization Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Multi Processors (AREA)
- Memory System (AREA)
- Small-Scale Networks (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/894,738 US4191997A (en) | 1978-04-10 | 1978-04-10 | Circuits and methods for multiple control in data processing systems |
Publications (2)
Publication Number | Publication Date |
---|---|
SE7903133L SE7903133L (sv) | 1979-10-11 |
SE435555B true SE435555B (sv) | 1984-10-01 |
Family
ID=25403472
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE7903133A SE435555B (sv) | 1978-04-10 | 1979-04-09 | Metod for avbrytning av ett dodlegestillstand, som kan upptreda vid en styrenhet for perifera organ, och system for genomforande av metoden |
Country Status (12)
Country | Link |
---|---|
US (1) | US4191997A (xx) |
JP (1) | JPS581452B2 (xx) |
AU (1) | AU518849B2 (xx) |
BR (1) | BR7902170A (xx) |
CA (1) | CA1102425A (xx) |
DE (1) | DE2911677C3 (xx) |
ES (1) | ES479374A1 (xx) |
FR (1) | FR2423002B1 (xx) |
GB (1) | GB2018478B (xx) |
IT (1) | IT1166704B (xx) |
NL (1) | NL7902668A (xx) |
SE (1) | SE435555B (xx) |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4390943A (en) * | 1979-12-26 | 1983-06-28 | Honeywell Information Systems Inc. | Interface apparatus for data transfer through an input/output multiplexer from plural CPU subsystems to peripheral subsystems |
US4413317A (en) * | 1980-11-14 | 1983-11-01 | Sperry Corporation | Multiprocessor system with cache/disk subsystem with status routing for plural disk drives |
US4400773A (en) * | 1980-12-31 | 1983-08-23 | International Business Machines Corp. | Independent handling of I/O interrupt requests and associated status information transfers |
US4525806A (en) * | 1981-03-26 | 1985-06-25 | International Business Machines Corporation | Printer sharing by plurality of display units in word processing system |
US4445197A (en) * | 1981-10-27 | 1984-04-24 | International Business Machines Corporation | Weak synchronization and scheduling among concurrent asynchronous processors |
US4580232A (en) * | 1982-09-21 | 1986-04-01 | Xerox Corporation | Single point microprocessor reset |
JPS60215370A (ja) * | 1984-04-11 | 1985-10-28 | 伊藤超短波株式会社 | 電位治療器 |
JPS60225577A (ja) * | 1984-04-25 | 1985-11-09 | 伊藤超短波株式会社 | 電位治療器 |
JPH0670787B2 (ja) * | 1984-06-29 | 1994-09-07 | 富士通株式会社 | 処理装置間指令転送制御システム |
US5062076A (en) * | 1985-07-12 | 1991-10-29 | Wang Laboratories, Inc. | Cascadable, high-bandwidth, multi-channel image transfer controller |
US5701512A (en) * | 1986-03-11 | 1997-12-23 | Canon Kabushiki Kaisha | Data transmission control apparatus for system with input/output units used in common by several CPU's |
JPS62256154A (ja) * | 1986-04-30 | 1987-11-07 | Fujitsu Ltd | チヤネル・パス制御方式 |
JPH0752420B2 (ja) * | 1986-09-10 | 1995-06-05 | 株式会社日立製作所 | 入出力装置アドレス方式 |
US4812968A (en) * | 1986-11-12 | 1989-03-14 | International Business Machines Corp. | Method for controlling processor access to input/output devices |
US5140680A (en) * | 1988-04-13 | 1992-08-18 | Rockwell International Corporation | Method and apparatus for self-timed digital data transfer and bus arbitration |
JPH02100755A (ja) * | 1988-10-08 | 1990-04-12 | Nec Corp | 情報処理装置 |
US5253347A (en) * | 1988-11-18 | 1993-10-12 | Bull Hn Information Systems Italia S.P.A. | Centralized arbitration system using the status of target resources to selectively mask requests from master units |
EP0375909B1 (en) * | 1988-12-30 | 1995-08-30 | International Business Machines Corporation | Multiple I/O channel |
US5303351A (en) * | 1988-12-30 | 1994-04-12 | International Business Machines Corporation | Error recovery in a multiple 170 channel computer system |
US5367695A (en) * | 1991-09-27 | 1994-11-22 | Sun Microsystems, Inc. | Bus-to-bus interface for preventing data incoherence in a multiple processor computer system |
JP3474646B2 (ja) * | 1994-09-01 | 2003-12-08 | 富士通株式会社 | 入出力制御装置及び入出力制御方法 |
CA2154509A1 (en) * | 1994-10-03 | 1996-04-04 | Paul Peixoto Carreiro | Method and apparatus for automatic frame transmission on a channel to controller interface in a data processing system |
US5784624A (en) * | 1996-01-31 | 1998-07-21 | Dallas Semiconductor Corp | Multiple asynchronous event arbitrator |
JP4847036B2 (ja) * | 2005-03-30 | 2011-12-28 | キヤノン株式会社 | バスアクセスを調停する制御装置およびデータ処理装置の制御方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3336582A (en) * | 1964-09-01 | 1967-08-15 | Ibm | Interlocked communication system |
FR2186155A5 (xx) * | 1972-05-01 | 1974-01-04 | Ibm | |
US3840859A (en) * | 1972-07-03 | 1974-10-08 | Burroughs Corp | Method and apparatus for regulating input/output traffic of a data processing system |
US3828326A (en) * | 1973-04-18 | 1974-08-06 | Ibm | Adapter for interfacing a programmable controller to a data processor channel |
JPS5152250A (ja) * | 1974-11-01 | 1976-05-08 | Hitachi Ltd | Basukanketsugosochi |
JPS551607B2 (xx) * | 1975-03-22 | 1980-01-16 | ||
US4079448A (en) * | 1975-04-07 | 1978-03-14 | Compagnie Honeywell Bull | Apparatus for synchronizing tasks on peripheral devices |
-
1978
- 1978-04-10 US US05/894,738 patent/US4191997A/en not_active Expired - Lifetime
-
1979
- 1979-02-01 CA CA320,694A patent/CA1102425A/en not_active Expired
- 1979-03-02 GB GB7907467A patent/GB2018478B/en not_active Expired
- 1979-03-08 FR FR7906429A patent/FR2423002B1/fr not_active Expired
- 1979-03-16 IT IT21035/79A patent/IT1166704B/it active
- 1979-03-23 JP JP54033451A patent/JPS581452B2/ja not_active Expired
- 1979-03-24 DE DE2911677A patent/DE2911677C3/de not_active Expired
- 1979-03-30 AU AU45639/79A patent/AU518849B2/en not_active Ceased
- 1979-04-05 NL NL7902668A patent/NL7902668A/xx not_active Application Discontinuation
- 1979-04-06 ES ES479374A patent/ES479374A1/es not_active Expired
- 1979-04-09 SE SE7903133A patent/SE435555B/sv unknown
- 1979-04-09 BR BR7902170A patent/BR7902170A/pt unknown
Also Published As
Publication number | Publication date |
---|---|
BR7902170A (pt) | 1979-12-04 |
IT1166704B (it) | 1987-05-06 |
FR2423002A1 (fr) | 1979-11-09 |
NL7902668A (nl) | 1979-10-12 |
CA1102425A (en) | 1981-06-02 |
AU518849B2 (en) | 1981-10-22 |
JPS54134939A (en) | 1979-10-19 |
US4191997A (en) | 1980-03-04 |
JPS581452B2 (ja) | 1983-01-11 |
GB2018478A (en) | 1979-10-17 |
ES479374A1 (es) | 1979-07-16 |
FR2423002B1 (fr) | 1985-11-29 |
SE7903133L (sv) | 1979-10-11 |
DE2911677B2 (de) | 1980-12-18 |
AU4563979A (en) | 1979-10-18 |
GB2018478B (en) | 1982-03-10 |
IT7921035A0 (it) | 1979-03-16 |
DE2911677C3 (de) | 1981-08-06 |
DE2911677A1 (de) | 1979-10-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE435555B (sv) | Metod for avbrytning av ett dodlegestillstand, som kan upptreda vid en styrenhet for perifera organ, och system for genomforande av metoden | |
EP0518527B1 (en) | Method of reducing wasted bus bandwidth in a computer system | |
JP3140939B2 (ja) | 入力/出力装置に対する複数チャネル・パスを有する入力/出力制御システム | |
EP0318221B1 (en) | Controlling responding by users of an intercommunications bus | |
EP0602858A1 (en) | Apparatus and method for servicing interrupts in a multiprocessor system | |
US4218739A (en) | Data processing interrupt apparatus having selective suppression control | |
US5204951A (en) | Apparatus and method for improving the communication efficiency between a host processor and peripheral devices connected by an scsi bus | |
CA1123111A (en) | System providing multiple fetch bus cycle operation | |
JPH077374B2 (ja) | インタフェース回路 | |
US4237533A (en) | Preventing initial program load failures | |
EP3311287B1 (en) | Integrated circuit inputs and outputs | |
JPH03174632A (ja) | リアルタイムでコンピュータシステムを動作させる方法及び装置 | |
JPH0727507B2 (ja) | チャネル選択アービトレーション | |
JP4620880B2 (ja) | 半導体装置、及びデータ転送方法 | |
JPS595332A (ja) | 磁気デイスク・サブシステムにおける割込優先方式 | |
EP0618536B1 (en) | Interrupt arrangement | |
JPS62152045A (ja) | プログラマブルコントロ−ラ | |
JPS6236580B2 (xx) | ||
JPH0831077B2 (ja) | 入出力サブシステムのチャネルパス負荷率均等化方法 | |
JPH0350662A (ja) | 並列計算機の処理制御方式 | |
JPS61288232A (ja) | 出力命令制御方式 | |
JPH0375909B2 (xx) | ||
JPS60118963A (ja) | 直接メモリアクセス制御装置において、より高い優先順位転送に適合するようにバスサイクルを選択的に先取りする方法及び装置 | |
JPS6226565A (ja) | バス接続方式 | |
JPS61105660A (ja) | 割込み制御方式 |