SE0104164L - Högspännings-mos-transistor - Google Patents
Högspännings-mos-transistorInfo
- Publication number
- SE0104164L SE0104164L SE0104164A SE0104164A SE0104164L SE 0104164 L SE0104164 L SE 0104164L SE 0104164 A SE0104164 A SE 0104164A SE 0104164 A SE0104164 A SE 0104164A SE 0104164 L SE0104164 L SE 0104164L
- Authority
- SE
- Sweden
- Prior art keywords
- well
- deep
- high voltage
- mos transistor
- voltage mos
- Prior art date
Links
- 238000000034 method Methods 0.000 abstract 4
- 238000004519 manufacturing process Methods 0.000 abstract 2
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 230000015556 catabolic process Effects 0.000 abstract 1
- 238000005468 ion implantation Methods 0.000 abstract 1
- 238000002955 isolation Methods 0.000 abstract 1
- 230000002265 prevention Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/761—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823878—Complementary field-effect transistors, e.g. CMOS isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Element Separation (AREA)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE0104164A SE0104164L (sv) | 2001-12-11 | 2001-12-11 | Högspännings-mos-transistor |
TW091105883A TW540139B (en) | 2001-12-11 | 2002-03-26 | High voltage MOS-transistor |
AU2002356486A AU2002356486A1 (en) | 2001-12-11 | 2002-12-05 | High voltage mos transistor |
PCT/SE2002/002242 WO2003054950A1 (en) | 2001-12-11 | 2002-12-05 | High voltage mos transistor |
CNB028245555A CN100431115C (zh) | 2001-12-11 | 2002-12-05 | 通过离子注入制造高电压mos晶体管的方法 |
DE10297535T DE10297535B4 (de) | 2001-12-11 | 2002-12-05 | Verfahren zur Herstellung eines Hochspannungs-Hochgeschwindigkeits-MOS-Transistors durch Ionen-Implantation |
US10/853,508 US7022560B2 (en) | 2001-12-11 | 2004-05-25 | Method to manufacture high voltage MOS transistor by ion implantation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE0104164A SE0104164L (sv) | 2001-12-11 | 2001-12-11 | Högspännings-mos-transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
SE0104164D0 SE0104164D0 (sv) | 2001-12-11 |
SE0104164L true SE0104164L (sv) | 2003-06-12 |
Family
ID=20286278
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE0104164A SE0104164L (sv) | 2001-12-11 | 2001-12-11 | Högspännings-mos-transistor |
Country Status (7)
Country | Link |
---|---|
US (1) | US7022560B2 (zh) |
CN (1) | CN100431115C (zh) |
AU (1) | AU2002356486A1 (zh) |
DE (1) | DE10297535B4 (zh) |
SE (1) | SE0104164L (zh) |
TW (1) | TW540139B (zh) |
WO (1) | WO2003054950A1 (zh) |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6900091B2 (en) | 2002-08-14 | 2005-05-31 | Advanced Analogic Technologies, Inc. | Isolated complementary MOS devices in epi-less substrate |
KR100485910B1 (ko) * | 2003-06-20 | 2005-04-29 | 삼성전자주식회사 | 고내압 모스 트랜지스터 및 그 제조 방법 |
US7189662B2 (en) * | 2004-08-24 | 2007-03-13 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US7180132B2 (en) * | 2004-09-16 | 2007-02-20 | Fairchild Semiconductor Corporation | Enhanced RESURF HVPMOS device with stacked hetero-doping RIM and gradual drift region |
US7199431B2 (en) * | 2004-10-25 | 2007-04-03 | Taiwan Semiconductor Manufacturing Company | Semiconductor devices with reduced impact from alien particles |
US7306999B2 (en) * | 2005-01-25 | 2007-12-11 | Semiconductor Components Industries, L.L.C. | High voltage sensor device and method therefor |
US7868394B2 (en) * | 2005-08-09 | 2011-01-11 | United Microelectronics Corp. | Metal-oxide-semiconductor transistor and method of manufacturing the same |
JP4907920B2 (ja) * | 2005-08-18 | 2012-04-04 | 株式会社東芝 | 半導体装置及びその製造方法 |
US20070194403A1 (en) * | 2006-02-23 | 2007-08-23 | International Business Machines Corporation | Methods for fabricating semiconductor device structures with reduced susceptibility to latch-up and semiconductor device structures formed by the methods |
US7960788B2 (en) | 2007-01-25 | 2011-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Replacing symmetric transistors with asymmetric transistors |
KR100808950B1 (ko) * | 2007-01-30 | 2008-03-04 | 삼성전자주식회사 | 씨모스 이미지 센서 및 그 제조 방법 |
CN101286518B (zh) * | 2007-04-12 | 2011-03-16 | 上海宏力半导体制造有限公司 | 光电二极管装置 |
CN101752254B (zh) * | 2008-12-22 | 2012-12-19 | 中芯国际集成电路制造(上海)有限公司 | 形成离子注入区的方法、mos晶体管及其制造方法 |
US8114684B2 (en) * | 2009-03-02 | 2012-02-14 | Robert Bosch Gmbh | Vertical hall effect sensor with current focus |
CN102054845B (zh) * | 2009-10-28 | 2012-11-21 | 中国科学院微电子研究所 | 基于soi的射频ldmos器件及对其进行注入的方法 |
JP5560812B2 (ja) * | 2010-03-23 | 2014-07-30 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
CN102194884B (zh) * | 2011-04-26 | 2013-08-14 | 北京大学 | 一种混合导通机制的场效应晶体管 |
JP5734725B2 (ja) * | 2011-04-27 | 2015-06-17 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US9093517B2 (en) * | 2012-05-25 | 2015-07-28 | Microsemi SoC Corporation | TID hardened and single event transient single event latchup resistant MOS transistors and fabrication process |
WO2013176950A1 (en) * | 2012-05-25 | 2013-11-28 | Microsemi Soc Corp. | Tid hardened mos transistors and fabrication process |
TWI484631B (zh) * | 2012-08-13 | 2015-05-11 | Richtek Technology Corp | 雙擴散金屬氧化物半導體元件及其製造方法 |
US9306061B2 (en) | 2013-03-13 | 2016-04-05 | Cree, Inc. | Field effect transistor devices with protective regions |
US9012984B2 (en) | 2013-03-13 | 2015-04-21 | Cree, Inc. | Field effect transistor devices with regrown p-layers |
US9142668B2 (en) | 2013-03-13 | 2015-09-22 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US9240476B2 (en) | 2013-03-13 | 2016-01-19 | Cree, Inc. | Field effect transistor devices with buried well regions and epitaxial layers |
US11136625B2 (en) | 2013-08-28 | 2021-10-05 | Crown Bioscience, Inc. (Taicang) | Gene expression signatures predictive of subject response to a multi-kinase inhibitor and methods of using the same |
US9368623B2 (en) | 2013-11-21 | 2016-06-14 | Microsemi SoC Corporation | High voltage device fabricated using low-voltage processes |
KR102138385B1 (ko) * | 2014-03-06 | 2020-07-28 | 매그나칩 반도체 유한회사 | 저 비용의 반도체 소자 제조방법 |
US9502251B1 (en) | 2015-09-29 | 2016-11-22 | Monolithic Power Systems, Inc. | Method for fabricating low-cost isolated resurf LDMOS and associated BCD manufacturing process |
CN109712890B (zh) * | 2017-10-26 | 2022-04-19 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制造方法及半导体器件 |
CN108847423B (zh) * | 2018-05-30 | 2022-10-21 | 矽力杰半导体技术(杭州)有限公司 | 半导体器件及其制造方法 |
DE102019100312A1 (de) * | 2019-01-08 | 2020-07-09 | Parcan NanoTech Co. Ltd. | Substrat für eine kontrollierte lonenimplantation und Verfahren zur Herstellung eines Substrats für eine kontrollierte lonenimplantation |
CN113948567A (zh) * | 2020-07-17 | 2022-01-18 | 和舰芯片制造(苏州)股份有限公司 | 改善ldmos高压侧击穿电压的装置及其制备方法 |
US11380777B2 (en) | 2020-11-23 | 2022-07-05 | United Microelectronics Corp. | Method for forming a high-voltage metal-oxide-semiconductor transistor device |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5146298A (en) * | 1991-08-16 | 1992-09-08 | Eklund Klas H | Device which functions as a lateral double-diffused insulated gate field effect transistor or as a bipolar transistor |
US5286995A (en) * | 1992-07-14 | 1994-02-15 | Texas Instruments Incorporated | Isolated resurf LDMOS devices for multiple outputs on one die |
US5854099A (en) * | 1997-06-06 | 1998-12-29 | National Semiconductor Corporation | DMOS process module applicable to an E2 CMOS core process |
US5985705A (en) * | 1998-06-30 | 1999-11-16 | Lsi Logic Corporation | Low threshold voltage MOS transistor and method of manufacture |
US6069034A (en) * | 1998-09-03 | 2000-05-30 | National Semiconductor Corporation | DMOS architecture using low N-source dose co-driven with P-body implant compatible with E2 PROM core process |
US6225181B1 (en) * | 1999-04-19 | 2001-05-01 | National Semiconductor Corp. | Trench isolated bipolar transistor structure integrated with CMOS technology |
-
2001
- 2001-12-11 SE SE0104164A patent/SE0104164L/xx not_active Application Discontinuation
-
2002
- 2002-03-26 TW TW091105883A patent/TW540139B/zh not_active IP Right Cessation
- 2002-12-05 WO PCT/SE2002/002242 patent/WO2003054950A1/en not_active Application Discontinuation
- 2002-12-05 CN CNB028245555A patent/CN100431115C/zh not_active Expired - Fee Related
- 2002-12-05 AU AU2002356486A patent/AU2002356486A1/en not_active Abandoned
- 2002-12-05 DE DE10297535T patent/DE10297535B4/de not_active Expired - Fee Related
-
2004
- 2004-05-25 US US10/853,508 patent/US7022560B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US7022560B2 (en) | 2006-04-04 |
DE10297535T5 (de) | 2004-11-18 |
TW540139B (en) | 2003-07-01 |
CN1602544A (zh) | 2005-03-30 |
SE0104164D0 (sv) | 2001-12-11 |
AU2002356486A1 (en) | 2003-07-09 |
WO2003054950A1 (en) | 2003-07-03 |
DE10297535B4 (de) | 2007-08-02 |
US20040241950A1 (en) | 2004-12-02 |
CN100431115C (zh) | 2008-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE0104164L (sv) | Högspännings-mos-transistor | |
SE0004027D0 (sv) | Integration of high voltage self-aligned MOS components | |
WO2006066265A3 (en) | Drain extended pmos transistors and methods for making the same | |
WO2003100835A3 (en) | Gate oxide process methods for high performance mos transistors by reducing remote scattering | |
KR100985373B1 (ko) | 드레인 확장형 mos 트랜지스터 및 그 반도체 장치 제조방법 | |
WO2004061974A3 (en) | Silicon carbide power mos field effect transistors and manufacturing methods | |
EP1227523A3 (en) | High-Voltage transistor with buried conduction layer and method of making the same | |
EP0470716A3 (zh) | ||
US6853037B2 (en) | Fabrication of low power CMOS device with high reliability | |
TW200620485A (en) | Source/drain structure for high performance sub 0.1 micron transistors | |
JP3239853B2 (ja) | 半導体装置の製造方法 | |
US7247909B2 (en) | Method for forming an integrated circuit with high voltage and low voltage devices | |
EP1191583A3 (en) | Low voltage transistor | |
WO2004095583A3 (en) | Radiation-hardened transistor fabricated by modified cmos process | |
DE60139068D1 (de) | Herstellungsverfahren für halbleiterbauelement | |
Efland et al. | Optimized complementary 40 V power LDMOS-FETs use existing fabrication steps in submicron CMOS technology | |
Parthasarathy et al. | A 33 V, 0.25 m/spl Omega/-cm/sup 2/n-channel LDMOS in a 0.65/spl mu/m smart power technology for 20-30 V applications | |
US6476430B1 (en) | Integrated circuit | |
Chen et al. | Low On-Resistance LDMOS with Stepped Field Plates from 12V to 40V in 300-MM 90-NM BCD Technology | |
KR20000053400A (ko) | 실리콘 엠오에스에프이티 트랜지스터 및 그 제조 방법 | |
US20040251496A1 (en) | Zero threshold voltage pfet and method of making same | |
EP0948041A3 (en) | Insulated gate transistor, a method of manufacturing same, and semiconductor integrated circuit device | |
US20080157196A1 (en) | DMOS device and method for fabricating the same | |
US20020052083A1 (en) | Cost effective split-gate process that can independently optimize the low voltage(LV) and high voltage (HV) transistors to minimize reverse short channel effects | |
EP1128427A3 (en) | Manufacturing semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NAV | Patent application has lapsed |