NO301951B1 - Adresseprosessor for en signalprosessor - Google Patents

Adresseprosessor for en signalprosessor Download PDF

Info

Publication number
NO301951B1
NO301951B1 NO922568A NO922568A NO301951B1 NO 301951 B1 NO301951 B1 NO 301951B1 NO 922568 A NO922568 A NO 922568A NO 922568 A NO922568 A NO 922568A NO 301951 B1 NO301951 B1 NO 301951B1
Authority
NO
Norway
Prior art keywords
mod
address
buffer
filter
sum
Prior art date
Application number
NO922568A
Other languages
English (en)
Norwegian (no)
Other versions
NO922568D0 (no
NO922568L (no
Inventor
Tore Mikael Andre
Karl-Gunnar Andersson Roejaas
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of NO922568D0 publication Critical patent/NO922568D0/no
Publication of NO922568L publication Critical patent/NO922568L/no
Publication of NO301951B1 publication Critical patent/NO301951B1/no

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355Indexed addressing
    • G06F9/3552Indexed addressing using wraparound, e.g. modulo or circular addressing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/065Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00Networks using digital techniques
    • H03H17/02Frequency selective networks
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/06Indexing scheme relating to groups G06F5/06 - G06F5/16
    • G06F2205/066User-programmable number or size of buffers, i.e. number of separate buffers or their size can be allocated freely

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Debugging And Monitoring (AREA)
NO922568A 1990-01-16 1992-06-29 Adresseprosessor for en signalprosessor NO301951B1 (no)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9000155A SE465393B (sv) 1990-01-16 1990-01-16 Adressprocessor foer en signalprocessor
PCT/SE1990/000805 WO1991010955A1 (en) 1990-01-16 1990-12-05 Address processor for a signal processor

Publications (3)

Publication Number Publication Date
NO922568D0 NO922568D0 (no) 1992-06-29
NO922568L NO922568L (no) 1992-06-29
NO301951B1 true NO301951B1 (no) 1997-12-29

Family

ID=20378264

Family Applications (1)

Application Number Title Priority Date Filing Date
NO922568A NO301951B1 (no) 1990-01-16 1992-06-29 Adresseprosessor for en signalprosessor

Country Status (20)

Country Link
US (1) US5282275A (ja)
EP (1) EP0438991B1 (ja)
JP (1) JPH05506735A (ja)
KR (1) KR970008186B1 (ja)
CN (1) CN1022591C (ja)
AU (1) AU644848B2 (ja)
BR (1) BR9007978A (ja)
CA (1) CA2070668C (ja)
DE (1) DE69029796T2 (ja)
DK (1) DK0438991T3 (ja)
DZ (1) DZ1478A1 (ja)
ES (1) ES2096583T3 (ja)
FI (1) FI98326C (ja)
GR (1) GR3022380T3 (ja)
IE (1) IE77511B1 (ja)
NO (1) NO301951B1 (ja)
PT (1) PT96482B (ja)
SE (1) SE465393B (ja)
TN (1) TNSN91002A1 (ja)
WO (1) WO1991010955A1 (ja)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5448706A (en) * 1992-05-13 1995-09-05 Sharp Microelectronics Technology, Inc. Address generator for multi-channel circular-buffer style processing
DE69325207T2 (de) * 1992-06-15 1999-12-09 Koninkl Philips Electronics Nv Prozessor zur Verarbeitung zeitdiskreter Signale
US5463749A (en) * 1993-01-13 1995-10-31 Dsp Semiconductors Ltd Simplified cyclical buffer
JPH07244649A (ja) * 1994-03-08 1995-09-19 Fujitsu Ltd 割込処理分散方式
FR2718262B1 (fr) * 1994-03-31 1996-05-24 Sgs Thomson Microelectronics Mémoire tampon à adressage modulo.
JP2820048B2 (ja) * 1995-01-18 1998-11-05 日本電気株式会社 画像処理システムとその記憶装置およびそのアクセス方法
US5764939A (en) * 1995-10-06 1998-06-09 Lsi Logic Corporation RISC processor having coprocessor for executing circular mask instruction
JPH11109911A (ja) * 1997-09-30 1999-04-23 Fuurie Kk 表示装置
GB2386485B (en) * 2002-03-12 2004-06-23 Toshiba Res Europ Ltd Modulo addressing apparatus and methods
US8117248B2 (en) * 2005-02-28 2012-02-14 Hitachi Global Storage Technologies Netherlands B.V. Digital filter instruction and filter implementing the filter instruction
US8051090B2 (en) * 2007-12-28 2011-11-01 Realtek Semiconductor Corp. File management method of a ring buffer and related file management apparatus
US8219782B2 (en) * 2008-09-18 2012-07-10 Xilinx, Inc. Address generation
KR102244613B1 (ko) * 2013-10-28 2021-04-26 삼성전자주식회사 Qmf 필터링 방법 및 이를 수행하는 장치
CN109408276A (zh) * 2018-10-25 2019-03-01 江苏华存电子科技有限公司 一种纠正码中规律交错器低延迟平行化架构位址绕线机制

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0042452B1 (en) * 1980-06-24 1984-03-14 International Business Machines Corporation Signal processor computing arrangement and method of operating said arrangement
SU1223346A1 (ru) * 1984-08-25 1986-04-07 Предприятие П/Я А-1811 Нерекурсивный цифровой фильтр
US4722067A (en) * 1985-03-25 1988-01-26 Motorola, Inc. Method and apparatus for implementing modulo arithmetic calculations
US4800524A (en) * 1985-12-20 1989-01-24 Analog Devices, Inc. Modulo address generator
US4908748A (en) * 1987-07-28 1990-03-13 Texas Instruments Incorporated Data processing device with parallel circular addressing hardware

Also Published As

Publication number Publication date
DZ1478A1 (fr) 2004-09-13
FI98326B (fi) 1997-02-14
CN1022591C (zh) 1993-10-27
ES2096583T3 (es) 1997-03-16
SE9000155D0 (sv) 1990-01-16
DE69029796T2 (de) 1997-05-07
TNSN91002A1 (fr) 1992-10-25
SE465393B (sv) 1991-09-02
EP0438991B1 (en) 1997-01-22
IE910023A1 (en) 1991-07-17
AU644848B2 (en) 1993-12-23
JPH05506735A (ja) 1993-09-30
EP0438991A1 (en) 1991-07-31
BR9007978A (pt) 1992-12-01
DK0438991T3 (da) 1997-02-10
IE77511B1 (en) 1997-12-17
GR3022380T3 (en) 1997-04-30
FI98326C (fi) 1997-05-26
FI923253A (fi) 1992-07-15
KR970008186B1 (ko) 1997-05-21
AU7188291A (en) 1991-08-05
CN1053693A (zh) 1991-08-07
CA2070668A1 (en) 1991-07-17
DE69029796D1 (de) 1997-03-06
SE9000155L (sv) 1991-07-17
PT96482A (pt) 1991-10-31
CA2070668C (en) 1996-06-18
WO1991010955A1 (en) 1991-07-25
US5282275A (en) 1994-01-25
PT96482B (pt) 1998-07-31
FI923253A0 (fi) 1992-07-15
NO922568D0 (no) 1992-06-29
NO922568L (no) 1992-06-29

Similar Documents

Publication Publication Date Title
NO301951B1 (no) Adresseprosessor for en signalprosessor
US4244033A (en) Method and system for operating an associative memory
JPH05113930A (ja) フレキシブルなn−ウエイ・メモリ・インターリーブ方式
US4802113A (en) Pipeline control system
JPH0476884A (ja) スタックメモリ
JPH08129551A (ja) ハッシュ方式
EP0426111B1 (en) Memory control system
KR20040016892A (ko) 연상 메모리 시스템 및 네트워크 기기 및 네트워크 시스템
US6658440B1 (en) Multi channel filtering device and method
US4561071A (en) Storage system having buffer storage
US5148530A (en) Method for reexecuting instruction by altering high bits of instruction address based upon result of a subtraction operation with stored low bits
EP0292791A2 (en) Microprogrammed systems software instruction undo
JPS61224051A (ja) バッファメモリ制御方法
JPS58151644A (ja) デイジタル演算装置
JPH06301596A (ja) マイクロプロセッサ
KR100209670B1 (ko) 자동계수갱신기능을 갖는 디지탈 필터
JPH0520350A (ja) ベクトル処理装置
JP3245488B2 (ja) リストベクトル処理装置
KR100551458B1 (ko) 디지탈신호처리동작실행방법및디지탈신호처리기
JPH1051469A (ja) Atmスイッチ
JPH04220826A (ja) 転送データ格納方式
JP2518387B2 (ja) シリアルデ―タ伝送回路
EP1193608B1 (en) Apparatus and method for a sorting mode in a direct memory access controller of a digital signal processor
JP2576589B2 (ja) 仮想記憶アクセス制御方式
JPS6049948B2 (ja) アドレス履歴装置