MX371491B - Divisor de frecuencia, ciclo de fase cerrada, transceptor, estacion de radio y metodo para dividir frecuencia. - Google Patents
Divisor de frecuencia, ciclo de fase cerrada, transceptor, estacion de radio y metodo para dividir frecuencia.Info
- Publication number
- MX371491B MX371491B MX2017016221A MX2017016221A MX371491B MX 371491 B MX371491 B MX 371491B MX 2017016221 A MX2017016221 A MX 2017016221A MX 2017016221 A MX2017016221 A MX 2017016221A MX 371491 B MX371491 B MX 371491B
- Authority
- MX
- Mexico
- Prior art keywords
- frequency
- signal
- receive
- output
- circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/191—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/68—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a base which is a non-integer
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
Abstract
Se proporciona un circuito electrónico dispuesto para recibir una señal oscilante y la salida de una señal de salida a una frecuencia que tiene una relación de frecuencia con la señal oscilante definida por una relación de división. El circuito electrónico comprende un primer divisor de frecuencia dispuesto para recibir la señal oscilante y salida de señales de frecuencia N divididas de distintas fases, un segundo divisor de frecuencia dispuesto para recibir una de las señales N y la frecuencia dividir la señal recibida por un valor dado por un primer control de señal proporcionada a la segunda divisor de frecuencia, los circuitos de retención N estando cada uno dispuesto para recibir una respectiva de las señales N en una entrada de sincronización del circuito de retención respectivo y para recibir una salida del segundo divisor de frecuencia en una entrada del circuito de retención respectivo, un circuito multiplexor dispuesto para recibir salidas de los circuitos de retención N y emitir una señal, en que se basa la señal de salida, seleccionada de las señales recibidas en base a una segunda señal de control proporcionada al circuito multiplexor, y un circuito de control dispuesto para proporcionar la primera señal de control y la segunda señal de control en base a la relación de división. También se proporciona un circuito de ciclo de retención de fase, un circuito de transceptor, una estación de radio, y un método de frecuencia que divide una señal oscilante.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/EP2015/063497 WO2016202367A1 (en) | 2015-06-16 | 2015-06-16 | Frequency divider, phase-locked loop, transceiver, radio station and method of frequency dividing |
Publications (2)
Publication Number | Publication Date |
---|---|
MX2017016221A MX2017016221A (es) | 2018-03-07 |
MX371491B true MX371491B (es) | 2020-01-31 |
Family
ID=53442775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
MX2017016221A MX371491B (es) | 2015-06-16 | 2015-06-16 | Divisor de frecuencia, ciclo de fase cerrada, transceptor, estacion de radio y metodo para dividir frecuencia. |
Country Status (13)
Country | Link |
---|---|
US (2) | US10110238B2 (es) |
EP (1) | EP3311490B1 (es) |
JP (1) | JP6484354B2 (es) |
KR (1) | KR20180006964A (es) |
CN (1) | CN107750432A (es) |
AR (1) | AR105007A1 (es) |
AU (1) | AU2015399336B2 (es) |
MX (1) | MX371491B (es) |
MY (1) | MY182290A (es) |
PH (1) | PH12017502159A1 (es) |
RU (1) | RU2668737C1 (es) |
WO (1) | WO2016202367A1 (es) |
ZA (1) | ZA201708326B (es) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ES2900760T3 (es) * | 2015-12-17 | 2022-03-18 | Vestas Wind Sys As | Modulación de salida de planta de energía eólica usando diferentes componentes de modulación de frecuencia para amortiguar oscilaciones de red |
KR102627861B1 (ko) * | 2019-04-16 | 2024-01-23 | 에스케이하이닉스 주식회사 | 위상 감지 회로, 이를 이용하는 클럭 생성 회로 및 반도체 장치 |
US10530373B1 (en) * | 2019-06-01 | 2020-01-07 | Globalfoundries Inc. | Method and system for generating a saw-tooth signal with fast fly back interval |
CN112953531B (zh) * | 2021-02-18 | 2022-03-18 | 华南理工大学 | 一种基于delta-sigma调制器的锁相环小数分频方法 |
US11570033B1 (en) * | 2021-08-17 | 2023-01-31 | Apple Inc. | Multiphase signal generator |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3876867A (en) * | 1973-03-23 | 1975-04-08 | Murray James W | Electronic timer |
SU1259482A1 (ru) | 1984-06-01 | 1986-09-23 | Предприятие П/Я В-2431 | Устройство автоматической подстройки частоты |
RU2058667C1 (ru) | 1991-11-18 | 1996-04-20 | Всероссийский научно-исследовательский институт экспериментальной физики | Самокорректирующийся делитель частоты |
US6542013B1 (en) * | 2002-01-02 | 2003-04-01 | Intel Corporation | Fractional divisors for multiple-phase PLL systems |
US6845139B2 (en) * | 2002-08-23 | 2005-01-18 | Dsp Group, Inc. | Co-prime division prescaler and frequency synthesizer |
EP1623503B1 (en) * | 2003-05-02 | 2012-03-14 | Silicon Laboratories, Inc. | Method and apparatus for a low jitter dual-loop fractional -n synthesizer |
US7405601B2 (en) * | 2004-05-03 | 2008-07-29 | Silicon Laboratories Inc. | High-speed divider with pulse-width control |
KR100712527B1 (ko) * | 2005-08-18 | 2007-04-27 | 삼성전자주식회사 | 지터를 감소시킨 분산 스펙트럼 클럭 발생기 |
JP2008172512A (ja) * | 2007-01-11 | 2008-07-24 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ及びフェーズロックループ、並びにクロック生成方法 |
TWI340553B (en) * | 2007-05-29 | 2011-04-11 | Univ Nat Taiwan | Frequency shift keying modulator having sigma-delta modulated phase rotator |
US7323913B1 (en) * | 2007-10-12 | 2008-01-29 | International Business Machines Corporation | Multiphase divider for P-PLL based serial link receivers |
CN102089978A (zh) * | 2008-07-09 | 2011-06-08 | 松下电器产业株式会社 | 多相时钟分频电路 |
JP5169601B2 (ja) * | 2008-08-06 | 2013-03-27 | 富士通株式会社 | 分周装置 |
TWI376877B (en) * | 2008-12-26 | 2012-11-11 | Ind Tech Res Inst | Clock generator and multimodulus frequency divider and delta-sigma modulator thereof |
US8842766B2 (en) * | 2010-03-31 | 2014-09-23 | Texas Instruments Incorporated | Apparatus and method for reducing interference signals in an integrated circuit using multiphase clocks |
JP5494370B2 (ja) * | 2010-09-07 | 2014-05-14 | 富士通株式会社 | 多相クロック生成回路 |
JP5184680B2 (ja) * | 2010-09-15 | 2013-04-17 | シャープ株式会社 | 分周回路およびそれを備えたpll回路並びに半導体集積回路 |
US8513987B1 (en) * | 2011-01-13 | 2013-08-20 | Sk Hynix Memory Solutions Inc. | Wide frequency range signal generator using a multiphase frequency divider |
JP5673842B2 (ja) * | 2011-09-21 | 2015-02-18 | 富士通株式会社 | 半導体装置 |
WO2013048525A1 (en) * | 2011-10-01 | 2013-04-04 | Intel Corporation | Digital fractional frequency divider |
KR20170091286A (ko) * | 2016-02-01 | 2017-08-09 | 에스케이하이닉스 주식회사 | 지터감지회로 및 이를 이용한 반도체시스템 |
US10560053B2 (en) * | 2017-04-04 | 2020-02-11 | Qorvo Us, Inc. | Digital fractional frequency divider |
-
2015
- 2015-06-16 JP JP2017565047A patent/JP6484354B2/ja active Active
- 2015-06-16 EP EP15730473.4A patent/EP3311490B1/en active Active
- 2015-06-16 MX MX2017016221A patent/MX371491B/es active IP Right Grant
- 2015-06-16 AU AU2015399336A patent/AU2015399336B2/en active Active
- 2015-06-16 KR KR1020177035911A patent/KR20180006964A/ko not_active Application Discontinuation
- 2015-06-16 MY MYPI2017704718A patent/MY182290A/en unknown
- 2015-06-16 RU RU2018101290A patent/RU2668737C1/ru active
- 2015-06-16 CN CN201580081003.5A patent/CN107750432A/zh active Pending
- 2015-06-16 WO PCT/EP2015/063497 patent/WO2016202367A1/en active Application Filing
- 2015-06-16 US US15/577,930 patent/US10110238B2/en active Active
-
2016
- 2016-06-15 AR ARP160101780A patent/AR105007A1/es unknown
-
2017
- 2017-11-28 PH PH12017502159A patent/PH12017502159A1/en unknown
- 2017-12-07 ZA ZA2017/08326A patent/ZA201708326B/en unknown
-
2018
- 2018-08-27 US US16/113,332 patent/US10312923B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2018522472A (ja) | 2018-08-09 |
AR105007A1 (es) | 2017-08-30 |
ZA201708326B (en) | 2019-06-26 |
MX2017016221A (es) | 2018-03-07 |
US10110238B2 (en) | 2018-10-23 |
EP3311490B1 (en) | 2019-04-24 |
KR20180006964A (ko) | 2018-01-19 |
US20180367153A1 (en) | 2018-12-20 |
US20180159546A1 (en) | 2018-06-07 |
JP6484354B2 (ja) | 2019-03-13 |
WO2016202367A1 (en) | 2016-12-22 |
MY182290A (en) | 2021-01-18 |
CN107750432A (zh) | 2018-03-02 |
RU2668737C1 (ru) | 2018-10-02 |
EP3311490A1 (en) | 2018-04-25 |
AU2015399336A1 (en) | 2018-01-18 |
US10312923B2 (en) | 2019-06-04 |
AU2015399336B2 (en) | 2018-12-06 |
PH12017502159A1 (en) | 2018-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
PH12017502159A1 (en) | Frequency divider, phase-locked loop, transceiver, radio station and method of frequency dividing | |
CN102882673B (zh) | 多通道高速dac同步实现方法 | |
US9395698B2 (en) | Bang-bang time to digital converter systems and methods | |
US9768809B2 (en) | Digital-to-time converter spur reduction | |
TW200605511A (en) | Fractional frequency divider circuit and data transmission apparatus using the same | |
MX2018003675A (es) | Circuito de alta frecuencia integrado, detector radar y metodo de operacion. | |
TW201614959A (en) | Clock and data recovery circuit and method | |
MX350767B (es) | Sistema y método para evitar la polarización de cc en un receptor homodino. | |
WO2014145366A3 (en) | Extremely high frequency communication chip | |
WO2011126614A3 (en) | Apparatus and method to compensate for injection locking | |
WO2013188272A3 (en) | Optimizing power in a memory device | |
US9348358B2 (en) | Clock multiplication and distribution | |
US8761697B2 (en) | Signal processing device and method for providing a first analog signal and a second analog signal | |
MX342336B (es) | Bucle de enganche de fase de velocidad de respuesta programable. | |
US9762228B2 (en) | High-speed programmable clock divider | |
US9425949B2 (en) | Communication unit and sliced radio frequency module therefor | |
EP4254792A3 (en) | Systems and methods for switching reference crystal oscillators for a transceiver of a wireless device | |
MX338264B (es) | Receptor de intervalo de sintonizacion amplio. | |
TH1701007391A (th) | วงจรอิเล็กทรอนิกส์, วงจรลูปล็อคเฟส, วงจรเครื่องรับส่ง, สถานีวิทยุ และวิธีการแบ่งความถี่ | |
WO2013138713A3 (en) | Generating and routing a sub-harmonic of a local oscillator signal | |
CL2017003190A1 (es) | Circuito electrónico, bucle de fase bloqueada, circuito transceptor, estación de radio y método de división de frecuencia. | |
US8963601B1 (en) | Clock gated delay line based on setting value | |
US20150222324A1 (en) | Generating pseudo-random frequency signals | |
WO2014078311A3 (en) | Frequency synthesis using a phase locked loop | |
TW201613275A (en) | High resolution timing device and radar detection system having the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FG | Grant or registration |