AR105007A1 - Circuito electrónico, bucle de fase bloqueada, circuito transceptor, estación de radio y método de división de frecuencia - Google Patents
Circuito electrónico, bucle de fase bloqueada, circuito transceptor, estación de radio y método de división de frecuenciaInfo
- Publication number
- AR105007A1 AR105007A1 ARP160101780A ARP160101780A AR105007A1 AR 105007 A1 AR105007 A1 AR 105007A1 AR P160101780 A ARP160101780 A AR P160101780A AR P160101780 A ARP160101780 A AR P160101780A AR 105007 A1 AR105007 A1 AR 105007A1
- Authority
- AR
- Argentina
- Prior art keywords
- circuit
- frequency
- receive
- output
- signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0996—Selecting a signal among the plurality of phase-shifted signals produced by the ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/68—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a base which is a non-integer
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
- H03L7/191—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
Abstract
Un circuito electrónico dispuesto para recibir una señal oscilante y dar salida a una señal de salida a una frecuencia que tiene una relación de frecuencia con la señal oscilante definida por una relación de división. El circuito electrónico comprende un primer divisor de frecuencia dispuesto para recibir la señal oscilante y dar salida a N señales divididas por frecuencia de distintas fases, un segundo divisor de frecuencia dispuesto para recibir una de las N señales y dividir la frecuencia de la señal recibida por un valor dado por una primera señal de control proporcionada al segundo divisor de frecuencia, N circuitos de cerrojo cada uno dispuesto para recibir una respectiva de las N señales en una entrada de sincronización del circuito de cerrojo respectivo y para recibir una salida del segundo divisor de frecuencia en una entrada del circuito de cerrojo respectivo, un circuito multiplexor dispuesto para recibir salidas de los N circuitos de cerrojo y para dar salida a una serial, sobre la que se basa la señal de salida, seleccionada de las señales recibidas con base en una segunda señal de control proporcionada al circuito multiplexor, y un circuito de control dispuesto para proporcionar la primera señal de control y la segunda señal de control con base en la relación de división. También un circuito de bucle de fase bloqueada, un circuito transceptor, una estación de radio, y un método de división de frecuencia de una serial oscilante.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/EP2015/063497 WO2016202367A1 (en) | 2015-06-16 | 2015-06-16 | Frequency divider, phase-locked loop, transceiver, radio station and method of frequency dividing |
Publications (1)
Publication Number | Publication Date |
---|---|
AR105007A1 true AR105007A1 (es) | 2017-08-30 |
Family
ID=53442775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ARP160101780A AR105007A1 (es) | 2015-06-16 | 2016-06-15 | Circuito electrónico, bucle de fase bloqueada, circuito transceptor, estación de radio y método de división de frecuencia |
Country Status (13)
Country | Link |
---|---|
US (2) | US10110238B2 (es) |
EP (1) | EP3311490B1 (es) |
JP (1) | JP6484354B2 (es) |
KR (1) | KR20180006964A (es) |
CN (1) | CN107750432A (es) |
AR (1) | AR105007A1 (es) |
AU (1) | AU2015399336B2 (es) |
MX (1) | MX371491B (es) |
MY (1) | MY182290A (es) |
PH (1) | PH12017502159A1 (es) |
RU (1) | RU2668737C1 (es) |
WO (1) | WO2016202367A1 (es) |
ZA (1) | ZA201708326B (es) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2017101941A1 (en) * | 2015-12-17 | 2017-06-22 | Vestas Wind Systems A/S | Modulating wind power plant output using different frequency modulation components for damping grid oscillations |
KR102627861B1 (ko) * | 2019-04-16 | 2024-01-23 | 에스케이하이닉스 주식회사 | 위상 감지 회로, 이를 이용하는 클럭 생성 회로 및 반도체 장치 |
US10530373B1 (en) * | 2019-06-01 | 2020-01-07 | Globalfoundries Inc. | Method and system for generating a saw-tooth signal with fast fly back interval |
EP4022593A1 (en) * | 2019-08-30 | 2022-07-06 | Telefonaktiebolaget LM Ericsson (publ) | A round-free cryptographic hashing device for secure and low-latency communications |
CN112953531B (zh) * | 2021-02-18 | 2022-03-18 | 华南理工大学 | 一种基于delta-sigma调制器的锁相环小数分频方法 |
US11570033B1 (en) * | 2021-08-17 | 2023-01-31 | Apple Inc. | Multiphase signal generator |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3876867A (en) * | 1973-03-23 | 1975-04-08 | Murray James W | Electronic timer |
SU1259482A1 (ru) | 1984-06-01 | 1986-09-23 | Предприятие П/Я В-2431 | Устройство автоматической подстройки частоты |
RU2058667C1 (ru) | 1991-11-18 | 1996-04-20 | Всероссийский научно-исследовательский институт экспериментальной физики | Самокорректирующийся делитель частоты |
US6542013B1 (en) * | 2002-01-02 | 2003-04-01 | Intel Corporation | Fractional divisors for multiple-phase PLL systems |
US6845139B2 (en) * | 2002-08-23 | 2005-01-18 | Dsp Group, Inc. | Co-prime division prescaler and frequency synthesizer |
KR20060030850A (ko) * | 2003-05-02 | 2006-04-11 | 실리콘 래버래토리즈 , 인코포레이티드 | 저 지터 듀얼-루프 n분의 1 합성기를 위한 방법 및 장치 |
US7405601B2 (en) * | 2004-05-03 | 2008-07-29 | Silicon Laboratories Inc. | High-speed divider with pulse-width control |
KR100712527B1 (ko) * | 2005-08-18 | 2007-04-27 | 삼성전자주식회사 | 지터를 감소시킨 분산 스펙트럼 클럭 발생기 |
JP2008172512A (ja) * | 2007-01-11 | 2008-07-24 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ及びフェーズロックループ、並びにクロック生成方法 |
TWI340553B (en) * | 2007-05-29 | 2011-04-11 | Univ Nat Taiwan | Frequency shift keying modulator having sigma-delta modulated phase rotator |
US7323913B1 (en) * | 2007-10-12 | 2008-01-29 | International Business Machines Corporation | Multiphase divider for P-PLL based serial link receivers |
CN102089978A (zh) * | 2008-07-09 | 2011-06-08 | 松下电器产业株式会社 | 多相时钟分频电路 |
JP5169601B2 (ja) * | 2008-08-06 | 2013-03-27 | 富士通株式会社 | 分周装置 |
TWI376877B (en) * | 2008-12-26 | 2012-11-11 | Ind Tech Res Inst | Clock generator and multimodulus frequency divider and delta-sigma modulator thereof |
US8842766B2 (en) * | 2010-03-31 | 2014-09-23 | Texas Instruments Incorporated | Apparatus and method for reducing interference signals in an integrated circuit using multiphase clocks |
JP5494370B2 (ja) * | 2010-09-07 | 2014-05-14 | 富士通株式会社 | 多相クロック生成回路 |
JP5184680B2 (ja) * | 2010-09-15 | 2013-04-17 | シャープ株式会社 | 分周回路およびそれを備えたpll回路並びに半導体集積回路 |
US8513987B1 (en) * | 2011-01-13 | 2013-08-20 | Sk Hynix Memory Solutions Inc. | Wide frequency range signal generator using a multiphase frequency divider |
WO2013042233A1 (ja) * | 2011-09-21 | 2013-03-28 | 富士通株式会社 | 半導体装置 |
US9013213B2 (en) * | 2011-10-01 | 2015-04-21 | Intel Corporation | Digital fractional frequency divider |
KR20170091286A (ko) * | 2016-02-01 | 2017-08-09 | 에스케이하이닉스 주식회사 | 지터감지회로 및 이를 이용한 반도체시스템 |
US10560053B2 (en) * | 2017-04-04 | 2020-02-11 | Qorvo Us, Inc. | Digital fractional frequency divider |
-
2015
- 2015-06-16 US US15/577,930 patent/US10110238B2/en active Active
- 2015-06-16 MY MYPI2017704718A patent/MY182290A/en unknown
- 2015-06-16 JP JP2017565047A patent/JP6484354B2/ja active Active
- 2015-06-16 WO PCT/EP2015/063497 patent/WO2016202367A1/en active Application Filing
- 2015-06-16 MX MX2017016221A patent/MX371491B/es active IP Right Grant
- 2015-06-16 RU RU2018101290A patent/RU2668737C1/ru active
- 2015-06-16 KR KR1020177035911A patent/KR20180006964A/ko not_active Application Discontinuation
- 2015-06-16 CN CN201580081003.5A patent/CN107750432A/zh active Pending
- 2015-06-16 AU AU2015399336A patent/AU2015399336B2/en active Active
- 2015-06-16 EP EP15730473.4A patent/EP3311490B1/en not_active Not-in-force
-
2016
- 2016-06-15 AR ARP160101780A patent/AR105007A1/es unknown
-
2017
- 2017-11-28 PH PH12017502159A patent/PH12017502159A1/en unknown
- 2017-12-07 ZA ZA2017/08326A patent/ZA201708326B/en unknown
-
2018
- 2018-08-27 US US16/113,332 patent/US10312923B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
JP2018522472A (ja) | 2018-08-09 |
MX2017016221A (es) | 2018-03-07 |
EP3311490A1 (en) | 2018-04-25 |
KR20180006964A (ko) | 2018-01-19 |
AU2015399336B2 (en) | 2018-12-06 |
US20180367153A1 (en) | 2018-12-20 |
EP3311490B1 (en) | 2019-04-24 |
MY182290A (en) | 2021-01-18 |
CN107750432A (zh) | 2018-03-02 |
PH12017502159A1 (en) | 2018-05-28 |
US20180159546A1 (en) | 2018-06-07 |
ZA201708326B (en) | 2019-06-26 |
US10110238B2 (en) | 2018-10-23 |
AU2015399336A1 (en) | 2018-01-18 |
RU2668737C1 (ru) | 2018-10-02 |
MX371491B (es) | 2020-01-31 |
US10312923B2 (en) | 2019-06-04 |
WO2016202367A1 (en) | 2016-12-22 |
JP6484354B2 (ja) | 2019-03-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AR105007A1 (es) | Circuito electrónico, bucle de fase bloqueada, circuito transceptor, estación de radio y método de división de frecuencia | |
AR105074A1 (es) | Control de temporización para la modulación de múltiples portadoras de modo mixto | |
BR112017026676A2 (pt) | circuito detector de fase em quadratura, corretor de fase em quadratura, circuito de rádio de múltiplas antenas, estação de rádio e método | |
TW200605511A (en) | Fractional frequency divider circuit and data transmission apparatus using the same | |
MX2018003675A (es) | Circuito de alta frecuencia integrado, detector radar y metodo de operacion. | |
EP3701631B8 (en) | Digital-to-time converter (dtc) assisted all digital phase locked loop (adpll) circuit | |
WO2014130913A8 (en) | Phase lock loop lock indicator | |
FI20155386A (fi) | Radiotaajuinen moduuli ja piirilevy | |
AR105139A1 (es) | Métodos utilizados en un nodo de radio de servicio y un nodo de control, y dispositivos asociados | |
WO2017001603A3 (de) | Vorrichtung zur erzeugung mehrerer takt- oder hochfrequenzsignale | |
EP3033833A4 (en) | Divisor control circuit, fractional frequency division device, frequency synthesizer and frequency synthesis method | |
BR112018006097A2 (pt) | métodos e aparelho para um caminho de transmissão com um loop travado por fase de salto em frequência | |
GB2547609A (en) | Synchronizing downhole subs | |
CO2019005989A2 (es) | Sistemas y métodos para conmutar osciladores de cristal de referencia para un transceptor de un dispositivo inalámbrico | |
EP3291448A4 (en) | High-frequency phase-locked oscillator circuit | |
MX342336B (es) | Bucle de enganche de fase de velocidad de respuesta programable. | |
TWI563800B (en) | Divide-by-3 injection locked frequency divider implemented by cascoded cross-coupled transistors | |
GB201301294D0 (en) | Systems and methods for improving 25% duty cycle switching mixer local oscillator timing | |
BR112018005790A2 (pt) | formação de feixes tx de múltiplos chips para comutação por pacote sem conjunto de circuitos de alinhamento de fase lo | |
EP3761509A4 (en) | PHASE LOCK LOOP CIRCUIT | |
PH12018501698A1 (en) | Receiver circuit and methods | |
WO2014078311A3 (en) | Frequency synthesis using a phase locked loop | |
MX2014007051A (es) | Receptor de intervalo de sintonizacion amplio. | |
FR3040581B1 (fr) | Baie de reception de materiel electronique par exemple avionique | |
GB2567463B (en) | Phase locked loop circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FB | Suspension of granting procedure |