KR970072489A - 박막트랜지스터 제조방법 - Google Patents
박막트랜지스터 제조방법 Download PDFInfo
- Publication number
- KR970072489A KR970072489A KR1019960010151A KR19960010151A KR970072489A KR 970072489 A KR970072489 A KR 970072489A KR 1019960010151 A KR1019960010151 A KR 1019960010151A KR 19960010151 A KR19960010151 A KR 19960010151A KR 970072489 A KR970072489 A KR 970072489A
- Authority
- KR
- South Korea
- Prior art keywords
- forming
- insulating film
- semiconductor layer
- layer
- doping
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 6
- 239000010409 thin film Substances 0.000 title claims abstract description 5
- 239000010408 film Substances 0.000 claims abstract 16
- 239000004065 semiconductor Substances 0.000 claims abstract 10
- 150000002500 ions Chemical class 0.000 claims abstract 8
- 239000012535 impurity Substances 0.000 claims abstract 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract 5
- 230000001678 irradiating effect Effects 0.000 claims abstract 3
- 229910021417 amorphous silicon Inorganic materials 0.000 claims abstract 2
- 239000010410 layer Substances 0.000 claims 11
- 238000000034 method Methods 0.000 claims 6
- 239000002184 metal Substances 0.000 claims 4
- 238000000059 patterning Methods 0.000 claims 4
- 238000009413 insulation Methods 0.000 claims 3
- 239000000758 substrate Substances 0.000 claims 3
- 238000005530 etching Methods 0.000 claims 2
- 239000011229 interlayer Substances 0.000 claims 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
- H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
- H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- High Energy & Nuclear Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Thin Film Transistor (AREA)
Abstract
본 발명은 박막트랜지스터 제조방법은 다결정실리콘층을 형성하고, 이어서 게이트전극을 마스크로 하여 이온을 도핑한 후, 게이트전극에 측면절연막을 형성하고 레이저를 조사하여 반도체층을 소스/드레인영역, LDD영역 및 채널층으로 형성한다. 소스/드레인영역은 다결정실리콘으로 불순물층이고, LDD영역은 비정질실리콘과 다결정실리콘이 혼합된 불순물층이며, 채널층은 다결정실리콘층이다. 반도체층에 대한 이온의 도핑시 먼저 측면절연막을 형성한 후, 이온을 도핑하면 반도체층에는 오프셋영역이 형성된다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제4도는 본 발명의 일실시예에 따른 박막트랜지스터 제조방법을 나타내는 도면, 제5도는 본 발명의 다른 실시예에 따른 박막트랜지스터 제조방법을 나타내는 도면.
Claims (7)
- 기판 위에 반도체층을 형성하는 단계와, 상기 반도체층을 패터닝한 후, 절연막과 금속막을 성막하는 단계와, 상기한 금속막 및 절연막을 패터닝하여 게이트전극과 게이트절연막을 형성한 후, 상기한 게이트전극을 마스크로 하여 상기한 반도체층에 불순물 이온을 도핑하는 단계와, 상기한 게이트전극에 측면절연막을 형성한 후, 불순물 이온이 도핑된 상기한 반도체층에 레이저를 조사하여 소스/드레인영역, LDD영역 및 채널층을 형성하는 단계와, 상기한 기판 전체에 걸쳐서 층간절연막을 성막하고 컨택트홀을 형성한 후, 소스/드레인전극을 형성하는 단계로 구성된 박막트랜지스터 제조방법.
- 제1항에 있어서, 상기한 불순물 이온의 도핑이 이온샤우워도핑에 의해 이루어지는 것을 특징으로 하는 박막트랜지스터 제조방법.
- 제1항에 있어서, 상기한 측면절연막이 등방성식각에 의해 형성되는 것을 특징으로 하는 박막트랜지스터 제조방법.
- 제1항에 있어서, 상기한 LDD영역이 비정질실리콘과 다결정실리콘층이 혼합된 불순물층인 것을 특징으로 하는 박막트랜지스터 제조방법.
- 기판 위에 반도체층을 형성하는 단계와, 상기한 반도체층을 패터닝한 후, 절연막과 금속막을 성막하는 단계와, 상기한 금속막 및 절연막을 패터닝하여 게이트전극과 게이트절연막을 형성하고 측면절연막을 형성한 후, 상기한 반도체층에 불순물 이온을 도핑하는 단계와, 불수물 이온이 도핑된 상기한 반도체층에 레이저를 조사하여 소스/드레인영역, 오프셋영역 및 채널층을 형성하는 단계와, 상기한 기판 전체에 걸쳐서 층간절연막을 성막하고 컨택트홀을 형성한 후, 소스/드레인전극을 형성하는 단계로 구성된 박막트랜지스터 제조방법.
- 제5항에 있어서, 상기한 불순물 이온의 도핑이 이온샤우워도핑에 의해 이루어지는 것을 특징으로 하는 박막트랜지스터 제조방법.
- 제5항에 있어서, 상기한 측면절연막이 등방성식각에 의해 형성되는 것을 특징으로 하는 박막트랜지스터 제조방법.※참고사항: 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960010151A KR100191786B1 (ko) | 1996-04-04 | 1996-04-04 | 박막트랜지스터의 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960010151A KR100191786B1 (ko) | 1996-04-04 | 1996-04-04 | 박막트랜지스터의 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970072489A true KR970072489A (ko) | 1997-11-07 |
KR100191786B1 KR100191786B1 (ko) | 1999-07-01 |
Family
ID=19455038
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019960010151A KR100191786B1 (ko) | 1996-04-04 | 1996-04-04 | 박막트랜지스터의 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100191786B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100773359B1 (ko) | 2006-11-20 | 2007-11-05 | 삼성전자주식회사 | 높은 이동도를 갖는 트랜지스터들의 제조방법 및 그에 의해제조된 트랜지스터들 |
-
1996
- 1996-04-04 KR KR1019960010151A patent/KR100191786B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR100191786B1 (ko) | 1999-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940020594A (ko) | 에스오아이(SOI : silicon on insulator) 구조의 반도체 장치 제조방법 | |
KR960005896A (ko) | 박막트랜지스터 제조방법 | |
KR970024304A (ko) | 박막 트랜지스터 제조방법 | |
KR970063785A (ko) | 액정표시장치의 박막트랜지스터 제조방법 | |
KR970072489A (ko) | 박막트랜지스터 제조방법 | |
KR980006438A (ko) | 실리사이드를 이용한 폴리 실리콘 박막트랜지스터 및 제조 방법 | |
KR970024303A (ko) | 액정 표시 장치용 박막 트랜지스터 기판 및 그 제조 방법 | |
KR970072491A (ko) | 박막트랜지스터 및 그 제조방법 | |
KR980005882A (ko) | 모스 트랜지스터 및 그의 제조방법 | |
KR970030917A (ko) | 박막트랜지스터 제조 방법 | |
KR970063784A (ko) | 액정표시장치의 박막트랜지스터 제조방법 | |
KR980005881A (ko) | 반도체 소자의 제조방법 | |
KR970054522A (ko) | 박막 트랜지스터 및 그 제조 방법 | |
KR950012645A (ko) | 반도체 장치의 박막 트랜지스터 제조방법 | |
KR970004091A (ko) | 박막트랜지스터의 제조방법 | |
KR970003682A (ko) | 저도핑 드레인 구조의 모스 트랜지스터 제조 방법 | |
KR980003750A (ko) | 폴리실리콘 박막트랜지스터 액정표시소자의 제조방법 | |
KR940016902A (ko) | 모스(mos) 트랜지스터 제조방법 | |
KR980006536A (ko) | 반도체소자의 제조방법 | |
KR950034669A (ko) | 반도체 소자의 제조방법 | |
KR950025929A (ko) | 트랜지스터 제조방법 | |
KR970053030A (ko) | 전계효과트랜지스터 제조 방법 | |
KR950034828A (ko) | 구리전극을 적용하는 모스 트랜지스터의 제조방법 및 게이트 구조 | |
KR970054501A (ko) | 저도핑 드레인 구조의 박막 트랜지스터 제조 방법 | |
KR970053068A (ko) | 반도체 소자의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20131227 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20141230 Year of fee payment: 17 |
|
FPAY | Annual fee payment |
Payment date: 20151228 Year of fee payment: 18 |
|
EXPY | Expiration of term |