KR970072313A - 반도체 금속박막의 배선방법 - Google Patents

반도체 금속박막의 배선방법 Download PDF

Info

Publication number
KR970072313A
KR970072313A KR1019960010174A KR19960010174A KR970072313A KR 970072313 A KR970072313 A KR 970072313A KR 1019960010174 A KR1019960010174 A KR 1019960010174A KR 19960010174 A KR19960010174 A KR 19960010174A KR 970072313 A KR970072313 A KR 970072313A
Authority
KR
South Korea
Prior art keywords
thin film
vapor deposition
chemical vapor
tungsten nitride
film
Prior art date
Application number
KR1019960010174A
Other languages
English (en)
Other versions
KR100215540B1 (ko
Inventor
민석기
김용태
권철순
Original Assignee
김은영
한국과학기술연구원
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김은영, 한국과학기술연구원 filed Critical 김은영
Priority to KR1019960010174A priority Critical patent/KR100215540B1/ko
Publication of KR970072313A publication Critical patent/KR970072313A/ko
Application granted granted Critical
Publication of KR100215540B1 publication Critical patent/KR100215540B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/76843Barrier, adhesion or liner layers formed in openings in a dielectric
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28556Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체 금속박막의 배선방법에 관한 것으로, 저압 화학 기상 증착법 또는 플라즈마 화학 기상중착법에 의해 질화 텅스텐 박막을 확산방지막으로 하여 구리로 중착시키도록 한 것이다.
이러한 금속배선방법은 먼저 기판(3)상에 플라즈마 화학증착법으로 질화 텅스텐 확산 방지막(7)을 도포하고, 금속층(1) (6)인 Cu를 중착시키며, 접촉상으로서의 비아콘택 영역(5)과 금속층(1)을 연결시킬 때는 역시 플리즈마 화학중착법으로 중착된 질화 텅스텐 박막을 확산방지막으로 사용하여 금속배선하도록 한 것으로, 확산방지막인 질화 텅스텐 박막은 실리콘 기판(3)과 금속층(1)이 접촉되는 콘택 영역(2), 금속층(1) (6)과 절연막 (4)사이, 금속층(1) (6)이 접촉되는 비아콘택 영역(5)에 적용되는 것이다. 이와 같이 Cu 확산방지를 위한 확산방지막으로 텅스텐 질화박막이 우수한 특성을 지님을 알 수 있다.

Description

반도체 금속박막의 배선방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 의한 반도체 금속박막의 배선방법에 의해 형성된 텅스텐 질화박막을 적용한 배선 단면도.

Claims (3)

  1. 기판의 금속층을 배선하기 전에 화학 기상 증착법으로 질화 텅스텐 박막을 사전에 도포한 후 구리를 중착시키도록 한 것을 특징으로 하는 반도체 금속박막의 배선방법.
  2. 제1항에 있어서, 상기 화학 기상 증착법은 저압 화학 기상 중착법인 것을 특징으로 하는 반도체 금속박막의 배선방법.
  3. 제1항에 있어서, 상기 화확 기상 증착법은 플라즈마 화학 기상 증착법인 것을 특징으로 하는 반도체 금속박막의 배선방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.
KR1019960010174A 1996-04-04 1996-04-04 반도체 금속박막의 배선방법 KR100215540B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019960010174A KR100215540B1 (ko) 1996-04-04 1996-04-04 반도체 금속박막의 배선방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019960010174A KR100215540B1 (ko) 1996-04-04 1996-04-04 반도체 금속박막의 배선방법

Publications (2)

Publication Number Publication Date
KR970072313A true KR970072313A (ko) 1997-11-07
KR100215540B1 KR100215540B1 (ko) 1999-08-16

Family

ID=19455056

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960010174A KR100215540B1 (ko) 1996-04-04 1996-04-04 반도체 금속박막의 배선방법

Country Status (1)

Country Link
KR (1) KR100215540B1 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980060532A (ko) * 1996-12-31 1998-10-07 김영환 반도체 소자의 금속 배선 형성 방법
KR100301057B1 (ko) * 1999-07-07 2001-11-01 윤종용 구리 배선층을 갖는 반도체 소자 및 그 제조방법

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980060532A (ko) * 1996-12-31 1998-10-07 김영환 반도체 소자의 금속 배선 형성 방법
KR100301057B1 (ko) * 1999-07-07 2001-11-01 윤종용 구리 배선층을 갖는 반도체 소자 및 그 제조방법

Also Published As

Publication number Publication date
KR100215540B1 (ko) 1999-08-16

Similar Documents

Publication Publication Date Title
KR860700312A (ko) 집적회로 소자용 확산 장벽층 및 그 형성방법
KR950021526A (ko) 반도체 장치 및 그의 제조방법
KR970072313A (ko) 반도체 금속박막의 배선방법
KR980005512A (ko) 반도체 소자의 금속배선 형성방법
KR980005554A (ko) 반도체 소자의 금속 배선 형성방법
KR970008418A (ko) 에칭으로부터 비아 홀을 보호하기 위한 보호층을 포함하는 반도체 장치
KR970052243A (ko) 반도체 소자의 금속배선 형성 방법
KR970077199A (ko) 반도체 소자의 배선층 형성방법
KR900019151A (ko) 반도체 장치의 제조방법
KR970072320A (ko) 반도체 장치의 평탄화 방법
KR970063497A (ko) 반도체 소자의 금속 배선층 형성 방법
KR970052242A (ko) 반도체 소자의 금속배선 형성방법
KR980005524A (ko) 반도체 소자의 콘택 플러그 형성방법
KR970053559A (ko) 반도체 집적회로의 배선구조 및 그의 형성방법
KR970072084A (ko) 반도체 소자의 금속층 형성방법
KR980005549A (ko) 반도체 소자의 장벽 금속막 형성 방법
KR980005668A (ko) 반도체 소자의 난반사 방지막 형성방법
KR980005548A (ko) 반도체 소자의 금속 배선 형성방법
KR970072176A (ko) 반도체장치의 층간절연막 형성방법
KR970018230A (ko) 금속배선의 장벽금속 형성 방법
KR970072190A (ko) 다중 메탈라인을 갖는 반도체 장치의 제조 방법
KR970063500A (ko) 반도체소자의 금속배선 형성방법
KR930005179A (ko) 반도체장치의 제조방법
KR970072318A (ko) 반도체 장치의 배선 형성방법
KR980005650A (ko) 반도체 장치의 콘택홀 형성방법

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050311

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee