KR970004078A - 반도체소자 및 그 제조방법 - Google Patents
반도체소자 및 그 제조방법 Download PDFInfo
- Publication number
- KR970004078A KR970004078A KR1019950018864A KR19950018864A KR970004078A KR 970004078 A KR970004078 A KR 970004078A KR 1019950018864 A KR1019950018864 A KR 1019950018864A KR 19950018864 A KR19950018864 A KR 19950018864A KR 970004078 A KR970004078 A KR 970004078A
- Authority
- KR
- South Korea
- Prior art keywords
- silicon substrate
- forming
- oxide film
- sidewall
- silicon
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 9
- 239000004065 semiconductor Substances 0.000 title claims abstract 9
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract 33
- 229910052710 silicon Inorganic materials 0.000 claims abstract 33
- 239000010703 silicon Substances 0.000 claims abstract 33
- 239000000758 substrate Substances 0.000 claims abstract 32
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract 10
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract 10
- 238000000034 method Methods 0.000 claims abstract 9
- 239000012535 impurity Substances 0.000 claims 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims 7
- 238000000151 deposition Methods 0.000 claims 6
- 229920005591 polysilicon Polymers 0.000 claims 6
- 238000009792 diffusion process Methods 0.000 claims 4
- 238000010438 heat treatment Methods 0.000 claims 3
- 238000005468 ion implantation Methods 0.000 claims 2
- 150000002500 ions Chemical class 0.000 claims 2
- 238000005530 etching Methods 0.000 claims 1
- 239000012212 insulator Substances 0.000 abstract 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76297—Dielectric isolation using EPIC techniques, i.e. epitaxial passivated integrated circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Thin Film Transistor (AREA)
Abstract
본 발명은 실리콘 기판위에 절연 역활을 하는 실리콘 산화막을 형성하고, 그 위에 실제 사용되는 실리콘기판 예를들어 단결정 실리콘층을 형성하고, 여기에 MOSFET를 제조하는 방법으로 소자의 분리 기술이 용이하고, 소자의 전기적인 특성이 우수한(SOI(silicon on insulator)구조를 갖는 반도체 소자 및 그 제조방법에 관한 것이다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3A도 및 제3B도는 본 발명에 의해 제조된 SOI MOSFET 구조를 도시한 단면도, 제4도 내지 제7도는 본 발명의 제1실시예에 따라 SOI MOSFET를 제조하는 단계는 도시한 단면도.
Claims (11)
- SOI 구조를 갖는 MOSFET 소자에 있어서, 제1 실리콘기판의 상부에 제1실리콘 산화막이 형성되고, 제1 실리콘 산화막 상부의 액티브 지역에 단면의 형상이 사다리꼴 형태로 이루어진 제2 실리콘 기판이 형성되고, 제2 실리콘기판의 측면에 측벽 절연막이 형성되고, 제2 실리콘기판의 상부에 게이트 산화막과 게이트 전극이 일정 폭을 가지고 일정방향으로 형성되고, 상기 게이트 전극이 오버랩 되지 않은 지역의 제2 실리콘기판에는 오소스/드레인 확산영역이 형성되는 것을 특징으로 하는 반도체소자.
- 제1항에 있어서, 상기 측벽 절연막은 제2 실리콘 기판과는 반대 타입의 불순물이 도프된 것을 특징으로 하는 반도체 소자.
- 제1항에 있어서, 상기 측벽 절연막과 제2 실리콘기판 사이에 도핑영역이 구비된 것을 특징으로 하는 반도체 소자.
- 제1항에 있어서, 제2 실리콘 기판의 측벽에는 측벽 절연막과 측벽 다결정실리콘층이 구비된 것을 특징으로 하는 반도체 소자.
- SOI 구조를 갖는 MOSFET 제조방법에 있어서, 제1 실리콘기판 상부에 제1 실리콘 산화막과 제2 실리콘 기판층을 증착하는 단계와, 제1 실리콘 산화막 상부의 액티브 지역에 단면의 형상이 사다리꼴 형태로 이루어진 제2 실리콘 기판을 형성하는 단계와, 제2 실리콘기판을 측벽에 측벽 실리콘 산화막을 형성하는 단계와, 노출된 제2 실리콘 기판 상부에게이트 산화막과 게이트 전극을 형성하는 단계와, 고농고 불순물을 노출되는 제2 실리콘 기판으로 이온주입하여 소오스/드레인 확산영역을 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자 제조방법.
- SOI 구조를 갖는 MOSFET 제조방법에 있어서, 제1 실리콘기판 상부에 제1 실리콘 산화막과 제2 실리콘 기판층을 증착하는 단계와, 제1 실리콘 산화막 상부의 액티브 지역에 단면의 형상이 사다리꼴 형태로 이루어진 제2 실리콘 기판을 형성하는 단계와, 제2 실리콘기판의 측벽에 제2 실리콘 기판과는 다른 타입의 불순물이 도프된 측벽 절연막을 형성하는 단계와, 열처리 공정으로 상기 측벽 절연막에 도프된 불순물을 상기 제2 실리콘기판의 측벽으로 확산시켜 도핑영역을 형성하는 단계와, 노출된 제2 실리콘 기판 상부에 게이트 산화막과 게이트 전극을 형성하는 단계와, 고농도 불순물을노출된 제2 실리콘 기판으로 이온주입하여 소오스/드레인 확산영역을 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 제조방법.
- 제6항에 있어서, 상기 열처리공정을 800 내지 1100℃에서 진행하는 것을 특징으로 하는 반도체 소자의 제조방법.
- 제6항에 있어서, 상기 열처리 공정은 생략하고, 후속공정의 고온공정에서 측벽 절연막에 도프된 불순물을제2 실리콘 기판의 측벽으로 확산시켜 도핑영역을 형성하는 것을 특징으로 하는 반도체 소자의 제조방법.
- SOI 구조를 갖는 MOSFET 제조방법에 있어서, 제1 실리콘기판 상부에 제1 실리콘 산화막과 제2 실리콘 기판층을 증착하는 단계와, 제1 실리콘 산화막 상부의 액티브 지역에 단면의 형상이 사다리꼴 형태로 이루어진 제2 실리콘 기판을 형성하는 단계와, 제2 실리콘기판의 상부에 절연막과 불순물이 도핑된 다결정실리콘층을 증착하는 단계와, 상기 다결정실리콘층과 그 하부의 절연막을 이방성 식각하여 상기 제2 실리콘기판의 측면에 측벽 산화막과 측벽 다결정실리콘층을 형성하는 단계와, 노출된 제2 실리콘 기판 상부에 게이트 산화막과 게이트 전극을 형성하는 단계와, 고농도 불순물을이온주입하여 소오스/드레인 확산영역을 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 제조방법.
- 제9항에 있어서, 상기 측벽 다결정실리콘층은 제2 실리콘 기판과는 반대 타입의 불순물이 도핑되는 것을 특징으로 하는 반도체 소자의 제조방법.
- 제9항에 있어서, 도핑된 다결정실리콘층을 증착하는 대신에 다결정실리콘층을 증착한 후 이온주입하는 것을 특징으로 하는 반도체 소자의 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950018864A KR0164079B1 (ko) | 1995-06-30 | 1995-06-30 | 반도체 소자 및 그 제조방법 |
US08/670,167 US5773330A (en) | 1995-06-30 | 1996-06-27 | Semiconductor device and method for fabricating the same |
CN96106746A CN1047872C (zh) | 1995-06-30 | 1996-07-01 | 半导体器件及其制造方法 |
JP8171234A JPH0923010A (ja) | 1995-06-30 | 1996-07-01 | 半導体素子及びその製造方法 |
US09/028,865 US6104065A (en) | 1995-06-30 | 1998-02-03 | Semiconductor device having an active region in a substrate with trapezoidal cross-sectional structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950018864A KR0164079B1 (ko) | 1995-06-30 | 1995-06-30 | 반도체 소자 및 그 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970004078A true KR970004078A (ko) | 1997-01-29 |
KR0164079B1 KR0164079B1 (ko) | 1998-12-01 |
Family
ID=19419285
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950018864A KR0164079B1 (ko) | 1995-06-30 | 1995-06-30 | 반도체 소자 및 그 제조방법 |
Country Status (4)
Country | Link |
---|---|
US (2) | US5773330A (ko) |
JP (1) | JPH0923010A (ko) |
KR (1) | KR0164079B1 (ko) |
CN (1) | CN1047872C (ko) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100331559B1 (ko) * | 1999-10-22 | 2002-04-06 | 윤종용 | 소이 구조의 반도체 소자 및 그 제조방법 |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0766424A (ja) * | 1993-08-20 | 1995-03-10 | Semiconductor Energy Lab Co Ltd | 半導体装置およびその作製方法 |
US6909114B1 (en) | 1998-11-17 | 2005-06-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device having LDD regions |
US6501098B2 (en) | 1998-11-25 | 2002-12-31 | Semiconductor Energy Laboratory Co, Ltd. | Semiconductor device |
US6365917B1 (en) * | 1998-11-25 | 2002-04-02 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
EP2264771A3 (en) | 1998-12-03 | 2015-04-29 | Semiconductor Energy Laboratory Co., Ltd. | MOS thin film transistor and method of fabricating same |
US6469317B1 (en) | 1998-12-18 | 2002-10-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating the same |
US6524895B2 (en) | 1998-12-25 | 2003-02-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of fabricating the same |
US6777254B1 (en) | 1999-07-06 | 2004-08-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and fabrication method thereof |
US7525165B2 (en) * | 2000-04-17 | 2009-04-28 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device and manufacturing method thereof |
US6562671B2 (en) * | 2000-09-22 | 2003-05-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor display device and manufacturing method thereof |
US7968884B2 (en) * | 2006-12-05 | 2011-06-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US7851277B2 (en) | 2006-12-05 | 2010-12-14 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing same |
TWI418036B (zh) * | 2006-12-05 | 2013-12-01 | Semiconductor Energy Lab | 半導體裝置及其製造方法 |
US8581260B2 (en) * | 2007-02-22 | 2013-11-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including a memory |
CN101577290B (zh) * | 2008-05-06 | 2010-12-15 | 上海华虹Nec电子有限公司 | 顶部带有硬质掩膜层的多晶硅栅极结构的制备方法 |
KR101836067B1 (ko) * | 2009-12-21 | 2018-03-08 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 박막 트랜지스터와 그 제작 방법 |
TWI535028B (zh) * | 2009-12-21 | 2016-05-21 | 半導體能源研究所股份有限公司 | 薄膜電晶體 |
US8476744B2 (en) | 2009-12-28 | 2013-07-02 | Semiconductor Energy Laboratory Co., Ltd. | Thin film transistor with channel including microcrystalline and amorphous semiconductor regions |
US8704230B2 (en) | 2010-08-26 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
US9230826B2 (en) | 2010-08-26 | 2016-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Etching method using mixed gas and method for manufacturing semiconductor device |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4263709A (en) * | 1977-11-17 | 1981-04-28 | Rca Corporation | Planar semiconductor devices and method of making the same |
JPS59155167A (ja) * | 1983-02-24 | 1984-09-04 | Toshiba Corp | 半導体装置の製造方法 |
JPS59130465A (ja) * | 1983-11-28 | 1984-07-27 | Hitachi Ltd | Mis半導体装置の製造方法 |
JPS60173875A (ja) * | 1984-02-20 | 1985-09-07 | Toshiba Corp | 半導体装置の製造方法 |
US4727044A (en) * | 1984-05-18 | 1988-02-23 | Semiconductor Energy Laboratory Co., Ltd. | Method of making a thin film transistor with laser recrystallized source and drain |
GB2211022B (en) * | 1987-10-09 | 1991-10-09 | Marconi Electronic Devices | A semiconductor device and a process for making the device |
US5028564A (en) * | 1989-04-27 | 1991-07-02 | Chang Chen Chi P | Edge doping processes for mesa structures in SOS and SOI devices |
FR2651068B1 (fr) * | 1989-08-16 | 1994-06-10 | France Etat | Procede de fabrication de transistor mos mesa de type silicium sur isolant |
JPH03169025A (ja) * | 1989-11-29 | 1991-07-22 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
US5008723A (en) * | 1989-12-29 | 1991-04-16 | Kopin Corporation | MOS thin film transistor |
US5039621A (en) * | 1990-06-08 | 1991-08-13 | Texas Instruments Incorporated | Semiconductor over insulator mesa and method of forming the same |
US5304831A (en) * | 1990-12-21 | 1994-04-19 | Siliconix Incorporated | Low on-resistance power MOS technology |
US5185280A (en) * | 1991-01-29 | 1993-02-09 | Texas Instruments Incorporated | Method of fabricating a soi transistor with pocket implant and body-to-source (bts) contact |
JP3092761B2 (ja) * | 1991-12-02 | 2000-09-25 | キヤノン株式会社 | 画像表示装置及びその製造方法 |
US5394358A (en) * | 1994-03-28 | 1995-02-28 | Vlsi Technology, Inc. | SRAM memory cell with tri-level local interconnect |
US5482871A (en) * | 1994-04-15 | 1996-01-09 | Texas Instruments Incorporated | Method for forming a mesa-isolated SOI transistor having a split-process polysilicon gate |
-
1995
- 1995-06-30 KR KR1019950018864A patent/KR0164079B1/ko not_active IP Right Cessation
-
1996
- 1996-06-27 US US08/670,167 patent/US5773330A/en not_active Expired - Lifetime
- 1996-07-01 CN CN96106746A patent/CN1047872C/zh not_active Expired - Fee Related
- 1996-07-01 JP JP8171234A patent/JPH0923010A/ja active Pending
-
1998
- 1998-02-03 US US09/028,865 patent/US6104065A/en not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100331559B1 (ko) * | 1999-10-22 | 2002-04-06 | 윤종용 | 소이 구조의 반도체 소자 및 그 제조방법 |
Also Published As
Publication number | Publication date |
---|---|
CN1047872C (zh) | 1999-12-29 |
US5773330A (en) | 1998-06-30 |
CN1144401A (zh) | 1997-03-05 |
JPH0923010A (ja) | 1997-01-21 |
KR0164079B1 (ko) | 1998-12-01 |
US6104065A (en) | 2000-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970004078A (ko) | 반도체소자 및 그 제조방법 | |
KR910001886A (ko) | 반도체장치와 그 제조방법 | |
KR960035908A (ko) | 모스 전계효과 트랜지스터의 제조방법 | |
JPH0571174B2 (ko) | ||
KR950008257B1 (ko) | 모스(mos) 트랜지스터 및 그 제조방법 | |
JPH04196328A (ja) | 電界効果型トランジスタ | |
KR0170515B1 (ko) | Gold구조를 갖는 반도체장치 및 그의 제조방법 | |
KR970004079A (ko) | 반도체소자 및 그 제조방법 | |
KR920009894B1 (ko) | 고압 반도체 소자의 제조방법 | |
KR930008902B1 (ko) | 측벽을 가지지 않는 반도체 소자의 제조방법 | |
KR0162692B1 (ko) | 반도체 트랜지스터 소자와 그 제조방법 | |
KR0172832B1 (ko) | 반도체소자 제조방법 | |
KR950021269A (ko) | 반도체 소자의 소오스/드레인 형성 방법 | |
KR100567047B1 (ko) | 모스 트랜지스터 제조방법 | |
KR920015619A (ko) | 엘리베이티드 소스/드레인형 mos fet의 제조방법 | |
KR950026026A (ko) | 트랜지스터 제조 방법 | |
KR970053071A (ko) | 모스펫의 제조방법 | |
JPH04321233A (ja) | 半導体装置の製造方法 | |
JPH04215479A (ja) | Mos半導体装置の製造方法 | |
KR960035903A (ko) | 박막 트랜지스터 제조 방법 | |
KR970052979A (ko) | 쌍극자 트랜지스터의 컬렉터 싱커 형성방법 | |
JPH0318035A (ja) | 半導体装置 | |
KR970053362A (ko) | 반도체 장치의 모스 트랜지스터 및 그 제조 방법 | |
KR970053016A (ko) | 반도체 소자의 트렌지스터 제조 방법 | |
KR960015809A (ko) | 반도체소자의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20110825 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20120824 Year of fee payment: 15 |
|
LAPS | Lapse due to unpaid annual fee |